JPH0462158B2 - - Google Patents

Info

Publication number
JPH0462158B2
JPH0462158B2 JP57167881A JP16788182A JPH0462158B2 JP H0462158 B2 JPH0462158 B2 JP H0462158B2 JP 57167881 A JP57167881 A JP 57167881A JP 16788182 A JP16788182 A JP 16788182A JP H0462158 B2 JPH0462158 B2 JP H0462158B2
Authority
JP
Japan
Prior art keywords
refresh
memory
gate
memory block
refreshed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57167881A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5956296A (ja
Inventor
Hiroyuki Kaneda
Toshihiro Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57167881A priority Critical patent/JPS5956296A/ja
Publication of JPS5956296A publication Critical patent/JPS5956296A/ja
Publication of JPH0462158B2 publication Critical patent/JPH0462158B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
JP57167881A 1982-09-27 1982-09-27 ダイナミックメモリのリフレッシュ装置 Granted JPS5956296A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57167881A JPS5956296A (ja) 1982-09-27 1982-09-27 ダイナミックメモリのリフレッシュ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57167881A JPS5956296A (ja) 1982-09-27 1982-09-27 ダイナミックメモリのリフレッシュ装置

Publications (2)

Publication Number Publication Date
JPS5956296A JPS5956296A (ja) 1984-03-31
JPH0462158B2 true JPH0462158B2 (cs) 1992-10-05

Family

ID=15857808

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57167881A Granted JPS5956296A (ja) 1982-09-27 1982-09-27 ダイナミックメモリのリフレッシュ装置

Country Status (1)

Country Link
JP (1) JPS5956296A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2590712B2 (ja) * 1993-12-02 1997-03-12 日本電気株式会社 メモリ制御装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5042754A (cs) * 1973-08-20 1975-04-18
JPS55178896U (cs) * 1980-04-03 1980-12-22
JPS5919293A (ja) * 1982-07-21 1984-01-31 Hitachi Ltd メモリ装置のリフレツシユ制御方式

Also Published As

Publication number Publication date
JPS5956296A (ja) 1984-03-31

Similar Documents

Publication Publication Date Title
US4130864A (en) Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request
US4965722A (en) Dynamic memory refresh circuit with a flexible refresh delay dynamic memory
US4047243A (en) Segment replacement mechanism for varying program window sizes in a data processing system having virtual memory
US11221798B2 (en) Write/read turn techniques based on latency tolerance
EP0082683B1 (en) Computer memory system
JPS6150350B2 (cs)
US5418920A (en) Refresh control method and system including request and refresh counters and priority arbitration circuitry
JP3290650B2 (ja) メモリ制御装置
US4812968A (en) Method for controlling processor access to input/output devices
JPS603775A (ja) 多重処理システムの割込み選択方式
JPS629456A (ja) デ−タ転送装置
JPH0462158B2 (cs)
JPH03150654A (ja) キヤツシユを有するプロセツサのための優先制御システム
JPS594733B2 (ja) キヨウツウバスセイギヨカイロ
JP2590712B2 (ja) メモリ制御装置
JPS60254354A (ja) デ−タ転送制御方式
JPH0241108B2 (cs)
JPS63191397A (ja) 情報処理装置
JPH05173923A (ja) 入出力データ転送処理装置
JPS5845050B2 (ja) バス集中監視方式
KR100215572B1 (ko) 인터페이스 버퍼 제어 방법 및 장치
JPS5839343B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
JPH0740432B2 (ja) メモリのリフレッシュ方式
JPH05108545A (ja) Ｄｍａコントローラ
JPS6238743B2 (cs)