JPH0460260B2 - - Google Patents
Info
- Publication number
- JPH0460260B2 JPH0460260B2 JP61071163A JP7116386A JPH0460260B2 JP H0460260 B2 JPH0460260 B2 JP H0460260B2 JP 61071163 A JP61071163 A JP 61071163A JP 7116386 A JP7116386 A JP 7116386A JP H0460260 B2 JPH0460260 B2 JP H0460260B2
- Authority
- JP
- Japan
- Prior art keywords
- peripheral
- module
- peripheral module
- select
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
 
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP61071163A JPS62229452A (ja) | 1986-03-31 | 1986-03-31 | 周辺モジユ−ルアクセス方式 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP61071163A JPS62229452A (ja) | 1986-03-31 | 1986-03-31 | 周辺モジユ−ルアクセス方式 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS62229452A JPS62229452A (ja) | 1987-10-08 | 
| JPH0460260B2 true JPH0460260B2 (en:Method) | 1992-09-25 | 
Family
ID=13452694
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP61071163A Granted JPS62229452A (ja) | 1986-03-31 | 1986-03-31 | 周辺モジユ−ルアクセス方式 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS62229452A (en:Method) | 
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JP6516489B2 (ja) * | 2015-01-29 | 2019-05-22 | キヤノン株式会社 | 情報処理装置 | 
- 
        1986
        - 1986-03-31 JP JP61071163A patent/JPS62229452A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS62229452A (ja) | 1987-10-08 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| US5359717A (en) | Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface | |
| CA1161962A (en) | Dual port exchange memory between multiple microprocessors | |
| JPS61163457A (ja) | 周辺入出力ユニツト | |
| JPS6152507B2 (en:Method) | ||
| KR920002831B1 (ko) | 데이타 전송 제어 시스템 | |
| JPH0460260B2 (en:Method) | ||
| US5692161A (en) | Method and apparatus for operating a microcomputer in an emulation mode to access an external peripheral | |
| JPH0731666B2 (ja) | プロセッサ間通信方式 | |
| GB2119977A (en) | Microcomputer systems | |
| JPH0227696B2 (ja) | Johoshorisochi | |
| JPS62226359A (ja) | 周辺モジユ−ルアクセス方式 | |
| JPS6361697B2 (en:Method) | ||
| JPS6326421B2 (en:Method) | ||
| JP2692180B2 (ja) | マイクロコンピュータ | |
| KR950008662B1 (ko) | 인터럽트 요구 선택회로 | |
| JPH01142849A (ja) | 加入者線信号装置 | |
| JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
| JPS63121946A (ja) | メモリアクセス制御回路 | |
| JPS6165341A (ja) | ハードウエアマツチヤ装置 | |
| JPH08235054A (ja) | 共有メモリ | |
| JPS63313251A (ja) | アドレッシング回路 | |
| JPH04248190A (ja) | メモリ制御回路 | |
| JPH0517572B2 (en:Method) | ||
| GB2030333A (en) | Part-word Addressing | |
| JPH04305784A (ja) | マイクロコンピュータ |