JPH0452971B2 - - Google Patents
Info
- Publication number
- JPH0452971B2 JPH0452971B2 JP60208213A JP20821385A JPH0452971B2 JP H0452971 B2 JPH0452971 B2 JP H0452971B2 JP 60208213 A JP60208213 A JP 60208213A JP 20821385 A JP20821385 A JP 20821385A JP H0452971 B2 JPH0452971 B2 JP H0452971B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- latch
- priority
- output
- latch circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60208213A JPS6269320A (ja) | 1985-09-20 | 1985-09-20 | デ−タ優先ラツチ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60208213A JPS6269320A (ja) | 1985-09-20 | 1985-09-20 | デ−タ優先ラツチ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6269320A JPS6269320A (ja) | 1987-03-30 |
| JPH0452971B2 true JPH0452971B2 (en:Method) | 1992-08-25 |
Family
ID=16552546
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60208213A Granted JPS6269320A (ja) | 1985-09-20 | 1985-09-20 | デ−タ優先ラツチ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6269320A (en:Method) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4875447B2 (ja) * | 2006-10-10 | 2012-02-15 | アクセスケーブル株式会社 | ケーブル |
-
1985
- 1985-09-20 JP JP60208213A patent/JPS6269320A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6269320A (ja) | 1987-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0346854B2 (en:Method) | ||
| US4611297A (en) | Bus grant circuit | |
| US4249093A (en) | Multiple request arbitration circuit | |
| US4500953A (en) | Data transfer abnormality processing system | |
| US4482949A (en) | Unit for prioritizing earlier and later arriving input requests | |
| JPH0452971B2 (en:Method) | ||
| GB1570206A (en) | Data processing system | |
| US5584028A (en) | Method and device for processing multiple, asynchronous interrupt signals | |
| JP2883483B2 (ja) | データフロー型情報処理装置 | |
| JPH064301A (ja) | 時分割割込制御方式 | |
| JP3072168B2 (ja) | メモリ動作調停回路 | |
| JP3354177B2 (ja) | データ伝送装置 | |
| JPS61226843A (ja) | 割込み異常検出装置 | |
| JP2614931B2 (ja) | 割込制御回路 | |
| JPH0546105Y2 (en:Method) | ||
| JP2988139B2 (ja) | 割込み制御装置 | |
| JPS6128146B2 (en:Method) | ||
| JPH01237841A (ja) | リトライ方式 | |
| JP2504473B2 (ja) | デ−タ転送処理方式 | |
| JPH0129094B2 (en:Method) | ||
| JPH0632049B2 (ja) | マイクロコンピュータ装置 | |
| SU1487037A1 (ru) | Устройство управления прерыванием программы | |
| KR970002784B1 (ko) | 토큰손실 검출 및 재생산 제어회로 | |
| JPS5845050B2 (ja) | バス集中監視方式 | |
| SU1765813A2 (ru) | Устройство дл вывода информации из ЭВМ |