JPH045260B2 - - Google Patents
Info
- Publication number
- JPH045260B2 JPH045260B2 JP57195558A JP19555882A JPH045260B2 JP H045260 B2 JPH045260 B2 JP H045260B2 JP 57195558 A JP57195558 A JP 57195558A JP 19555882 A JP19555882 A JP 19555882A JP H045260 B2 JPH045260 B2 JP H045260B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- pattern
- photoresist film
- photoresist
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19555882A JPS5984529A (ja) | 1982-11-08 | 1982-11-08 | パタ−ン形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19555882A JPS5984529A (ja) | 1982-11-08 | 1982-11-08 | パタ−ン形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5984529A JPS5984529A (ja) | 1984-05-16 |
JPH045260B2 true JPH045260B2 (enrdf_load_stackoverflow) | 1992-01-30 |
Family
ID=16343103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19555882A Granted JPS5984529A (ja) | 1982-11-08 | 1982-11-08 | パタ−ン形成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5984529A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07107901B2 (ja) * | 1987-04-20 | 1995-11-15 | 日本電気株式会社 | 縮小投影露光法によるテ−パ−形成方法 |
JPH0797581B2 (ja) * | 1988-07-18 | 1995-10-18 | シャープ株式会社 | 半導体装置の製造方法 |
EP0469370A3 (en) * | 1990-07-31 | 1992-09-09 | Gold Star Co. Ltd | Etching process for sloped side walls |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51117136A (en) * | 1975-04-09 | 1976-10-15 | Tokyo Shibaura Electric Co | Plasma etching process |
JPS5255867A (en) * | 1975-11-04 | 1977-05-07 | Toshiba Corp | Exposure method |
JPS5775431A (en) * | 1980-10-28 | 1982-05-12 | Fujitsu Ltd | Formation of pattern |
-
1982
- 1982-11-08 JP JP19555882A patent/JPS5984529A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5984529A (ja) | 1984-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900002688B1 (ko) | 플라즈마 에칭처리시의 측벽 형태제어용 이중층 감광성 내식막 기술 | |
JP2553078B2 (ja) | マスク形成方法 | |
US4871630A (en) | Mask using lithographic image size reduction | |
US5545512A (en) | Method of forming a pattern of silylated planarizing photoresist | |
US6136676A (en) | Semiconductor device manufacturing method | |
US5922516A (en) | Bi-layer silylation process | |
JPH07219237A (ja) | 微細レジストパターン形成方法 | |
JPH045260B2 (enrdf_load_stackoverflow) | ||
JP2778996B2 (ja) | 半導体装置の製造方法 | |
JPH0466345B2 (enrdf_load_stackoverflow) | ||
JPH04348030A (ja) | 傾斜エッチング法 | |
KR100392081B1 (ko) | 패턴형성방법 | |
JPH10261628A (ja) | 半導体素子のコンタクトホール製造方法 | |
JPS61113062A (ja) | フオトマスク | |
JPS5950053B2 (ja) | 写真蝕刻方法 | |
JPH01189923A (ja) | 半導体装置の製造方法 | |
KR19980026094A (ko) | 패턴 형성 방법 | |
KR0179339B1 (ko) | 감광막패턴 형성방법 | |
KR0130168B1 (ko) | 미세 패턴 형성방법 | |
JPH06151614A (ja) | 半導体装置の製造方法 | |
JPS6224628A (ja) | ホトレジストパタ−ンの形成方法 | |
JPS62279633A (ja) | パタ−ン形成方法 | |
JP2570709B2 (ja) | エツチング方法 | |
KR960006435B1 (ko) | 반도체 소자의 금속배선 형성 방법 | |
KR100193651B1 (ko) | 웨이퍼 백사이드의 박막 제거방법 |