JPH0451857B2 - - Google Patents
Info
- Publication number
- JPH0451857B2 JPH0451857B2 JP61103652A JP10365286A JPH0451857B2 JP H0451857 B2 JPH0451857 B2 JP H0451857B2 JP 61103652 A JP61103652 A JP 61103652A JP 10365286 A JP10365286 A JP 10365286A JP H0451857 B2 JPH0451857 B2 JP H0451857B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- multiplication
- bits
- mul
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10365286A JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
US07/047,034 US4831576A (en) | 1986-05-06 | 1987-05-04 | Multiplier circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10365286A JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62260229A JPS62260229A (ja) | 1987-11-12 |
JPH0451857B2 true JPH0451857B2 (enrdf_load_stackoverflow) | 1992-08-20 |
Family
ID=14359708
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10365286A Granted JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62260229A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03200294A (ja) * | 1989-12-28 | 1991-09-02 | Yamaha Corp | 楽音合成装置 |
JP6984762B2 (ja) * | 2018-10-23 | 2021-12-22 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5945306B2 (ja) * | 1979-08-10 | 1984-11-05 | 三菱電機株式会社 | デイジタル・アナログ変換装置 |
JPS5949640A (ja) * | 1982-09-16 | 1984-03-22 | Toshiba Corp | 乗算回路 |
-
1986
- 1986-05-06 JP JP10365286A patent/JPS62260229A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62260229A (ja) | 1987-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5726924A (en) | Exponentiation circuit utilizing shift means and method of using same | |
KR100302093B1 (ko) | 교차형디지탈유한임펄스응답필터에서이진입력신호를탭계수와승산시키는방법및회로배열과교차형디지탈필터의설계방법 | |
CA1219955A (en) | Digital multiplying circuit | |
JPH0728782A (ja) | 演算回路および演算方法 | |
US7480691B2 (en) | Arithmetic device for multiple precision arithmetic for Montgomery multiplication residue arithmetic | |
US20020103840A1 (en) | Apparatus and method for digital multiplication using redundant binary arithmetic | |
JP2840169B2 (ja) | 論理回路の自動設計方法およびその装置 | |
US5798954A (en) | Digital filter device having a bit shifter unit | |
JPH0451857B2 (enrdf_load_stackoverflow) | ||
JPH02287874A (ja) | 積和演算装置 | |
JPH0519170B2 (enrdf_load_stackoverflow) | ||
JPH0981541A (ja) | 累算器 | |
Pitchika et al. | Fast Base Extension using Single Redundant Modulus in a Residue Number System | |
KR900006007B1 (ko) | 디지탈신호 처리회로 | |
JP2953918B2 (ja) | 演算装置 | |
US5253194A (en) | Digital multiplier | |
JP3078696B2 (ja) | 逆数演算装置 | |
KR0164724B1 (ko) | 알 에스 복호기의 곱셈장치 | |
KR100395511B1 (ko) | 유한체 상에서의 병렬 입출력 승산기의 설계 방법 | |
JP3053637B2 (ja) | ディジタルフィルタの演算方法 | |
JPS60254373A (ja) | 積和演算装置 | |
JPS60254372A (ja) | 積和演算装置 | |
JPS63113757A (ja) | 演算回路 | |
JP3486638B2 (ja) | 定数乗算器 | |
JPH06103030A (ja) | 累積加算器及び累積加算方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |