JPS62260229A - 乗算回路 - Google Patents
乗算回路Info
- Publication number
- JPS62260229A JPS62260229A JP10365286A JP10365286A JPS62260229A JP S62260229 A JPS62260229 A JP S62260229A JP 10365286 A JP10365286 A JP 10365286A JP 10365286 A JP10365286 A JP 10365286A JP S62260229 A JPS62260229 A JP S62260229A
- Authority
- JP
- Japan
- Prior art keywords
- data
- multiplication
- bits
- mul
- product
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10365286A JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
US07/047,034 US4831576A (en) | 1986-05-06 | 1987-05-04 | Multiplier circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10365286A JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62260229A true JPS62260229A (ja) | 1987-11-12 |
JPH0451857B2 JPH0451857B2 (enrdf_load_stackoverflow) | 1992-08-20 |
Family
ID=14359708
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10365286A Granted JPS62260229A (ja) | 1986-05-06 | 1986-05-06 | 乗算回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62260229A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03200294A (ja) * | 1989-12-28 | 1991-09-02 | Yamaha Corp | 楽音合成装置 |
WO2020084692A1 (ja) * | 2018-10-23 | 2020-04-30 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5625824A (en) * | 1979-08-10 | 1981-03-12 | Mitsubishi Electric Corp | Digital-analog converter |
JPS5949640A (ja) * | 1982-09-16 | 1984-03-22 | Toshiba Corp | 乗算回路 |
-
1986
- 1986-05-06 JP JP10365286A patent/JPS62260229A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5625824A (en) * | 1979-08-10 | 1981-03-12 | Mitsubishi Electric Corp | Digital-analog converter |
JPS5949640A (ja) * | 1982-09-16 | 1984-03-22 | Toshiba Corp | 乗算回路 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03200294A (ja) * | 1989-12-28 | 1991-09-02 | Yamaha Corp | 楽音合成装置 |
WO2020084692A1 (ja) * | 2018-10-23 | 2020-04-30 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
Also Published As
Publication number | Publication date |
---|---|
JPH0451857B2 (enrdf_load_stackoverflow) | 1992-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7205800B2 (en) | Clock frequency divider circuit | |
JPH0728782A (ja) | 演算回路および演算方法 | |
KR100302093B1 (ko) | 교차형디지탈유한임펄스응답필터에서이진입력신호를탭계수와승산시키는방법및회로배열과교차형디지탈필터의설계방법 | |
US20040167955A1 (en) | Arithmetic device for multiple precision arithmetic for montgomery multiplication residue arithmetic | |
JPH09325955A (ja) | 二乗和の平方根演算回路 | |
US5798954A (en) | Digital filter device having a bit shifter unit | |
JPS62260229A (ja) | 乗算回路 | |
JPH02287874A (ja) | 積和演算装置 | |
US6415311B1 (en) | Sign extension circuit and method for unsigned multiplication and accumulation | |
KR0146656B1 (ko) | 다치 논리합 연산장치 | |
JPH0519170B2 (enrdf_load_stackoverflow) | ||
JP3279462B2 (ja) | ディジタル乗算器、ディジタルトランスバーサル型等化器及びディジタル積和演算回路 | |
Pitchika et al. | Fast Base Extension using Single Redundant Modulus in a Residue Number System | |
JP2869668B2 (ja) | ディジタルデータの離散フーリエ又はコサイン変換装置 | |
KR100395511B1 (ko) | 유한체 상에서의 병렬 입출력 승산기의 설계 방법 | |
Hagglund et al. | A polynomial-based division algorithm | |
JPS60254373A (ja) | 積和演算装置 | |
JP2550597B2 (ja) | 2乗器 | |
JP3486638B2 (ja) | 定数乗算器 | |
KR0164724B1 (ko) | 알 에스 복호기의 곱셈장치 | |
EP0561411A2 (en) | Adding multiplier | |
KR890004649Y1 (ko) | 디지탈 필터 | |
JPH05108308A (ja) | 乗算回路 | |
JPH0778748B2 (ja) | ガロア体演算ユニット | |
Feiste et al. | High-speed VLSI implementation of FIR lattice filters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |