JPH0451855B2 - - Google Patents
Info
- Publication number
- JPH0451855B2 JPH0451855B2 JP60118106A JP11810685A JPH0451855B2 JP H0451855 B2 JPH0451855 B2 JP H0451855B2 JP 60118106 A JP60118106 A JP 60118106A JP 11810685 A JP11810685 A JP 11810685A JP H0451855 B2 JPH0451855 B2 JP H0451855B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- exclusive
- fet
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11810685A JPS61276024A (ja) | 1985-05-31 | 1985-05-31 | 全加算器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11810685A JPS61276024A (ja) | 1985-05-31 | 1985-05-31 | 全加算器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61276024A JPS61276024A (ja) | 1986-12-06 |
JPH0451855B2 true JPH0451855B2 (enrdf_load_html_response) | 1992-08-20 |
Family
ID=14728162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11810685A Granted JPS61276024A (ja) | 1985-05-31 | 1985-05-31 | 全加算器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61276024A (enrdf_load_html_response) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58211252A (ja) * | 1982-06-03 | 1983-12-08 | Toshiba Corp | 全加算器 |
-
1985
- 1985-05-31 JP JP11810685A patent/JPS61276024A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61276024A (ja) | 1986-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4129794A (en) | Electrical integrated circuit chips | |
US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
JPH0876976A (ja) | Xor回路と反転セレクタ回路及びこれらを用いた加算回路 | |
US4521704A (en) | Differential amplifying circuit | |
US4954730A (en) | Complementary FET circuit having merged enhancement/depletion FET output | |
JPS59214311A (ja) | 集積回路装置 | |
JPS625725A (ja) | スイツチング電界効果トランジスタの制御ゲ−トに論理信号を加える論理回路 | |
JPH0451855B2 (enrdf_load_html_response) | ||
JPS5937585B2 (ja) | 相補性mis論理回路 | |
JPH11284500A (ja) | 論理回路 | |
JP3080701B2 (ja) | セットリセット型フリップフロップ回路 | |
US4839849A (en) | Ripple-carry adder | |
JPS5922435A (ja) | ラツチ回路 | |
US5859800A (en) | Data holding circuit and buffer circuit | |
JPH0774620A (ja) | バツフア回路 | |
JPS61214817A (ja) | Cmos集積回路 | |
JP2546398B2 (ja) | レベル変換回路 | |
JPS61269544A (ja) | バスタ−ミネ−タ | |
JPH0377537B2 (enrdf_load_html_response) | ||
JPH0619701B2 (ja) | 半加算回路 | |
JPS63199507A (ja) | 出力段回路 | |
JP2550942B2 (ja) | Cmos型論理集積回路 | |
JPH0431630Y2 (enrdf_load_html_response) | ||
JPH055700Y2 (enrdf_load_html_response) | ||
JPH0353810B2 (enrdf_load_html_response) |