JPH0448267B2 - - Google Patents
Info
- Publication number
- JPH0448267B2 JPH0448267B2 JP61093816A JP9381686A JPH0448267B2 JP H0448267 B2 JPH0448267 B2 JP H0448267B2 JP 61093816 A JP61093816 A JP 61093816A JP 9381686 A JP9381686 A JP 9381686A JP H0448267 B2 JPH0448267 B2 JP H0448267B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- master device
- slave device
- data
- response
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093816A JPS62249261A (ja) | 1986-04-23 | 1986-04-23 | バス応答制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093816A JPS62249261A (ja) | 1986-04-23 | 1986-04-23 | バス応答制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62249261A JPS62249261A (ja) | 1987-10-30 |
| JPH0448267B2 true JPH0448267B2 (cs) | 1992-08-06 |
Family
ID=14092922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61093816A Granted JPS62249261A (ja) | 1986-04-23 | 1986-04-23 | バス応答制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62249261A (cs) |
-
1986
- 1986-04-23 JP JP61093816A patent/JPS62249261A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62249261A (ja) | 1987-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6141715A (en) | Method and system for avoiding live lock conditions on a computer bus by insuring that the first retired bus master is the first to resubmit its retried transaction | |
| US5613075A (en) | Method and apparatus for providing deterministic read access to main memory in a computer system | |
| AU721685B2 (en) | Bus interface control circuit | |
| KR950010529B1 (ko) | 프로세서간 통신을 위한 메모리 공유 장치 | |
| US5933613A (en) | Computer system and inter-bus control circuit | |
| JPH0448267B2 (cs) | ||
| JP2813182B2 (ja) | マルチプロセッサコンピュータ複合装置 | |
| JP3531368B2 (ja) | コンピュータシステム及びバス間制御回路 | |
| JPS6341103B2 (cs) | ||
| JPH01305461A (ja) | バス使用権制御方式 | |
| JP3365419B2 (ja) | バス調停方法 | |
| JPS63175964A (ja) | 共有メモリ | |
| JPH0234062B2 (ja) | Maruchipurosetsusashisutemuniokerumemoriakusesuseigyohoshiki | |
| JPH0323942B2 (cs) | ||
| JP2837893B2 (ja) | マイクロコンピュータ装置 | |
| JPS633350A (ja) | 半導体記憶装置 | |
| JPS636892B2 (cs) | ||
| JPH01316851A (ja) | チャネル制御方式 | |
| JPH0816535A (ja) | Ｃｐｕシステム | |
| JPH0784933A (ja) | 入出力制御ボード | |
| JPH034349A (ja) | Ｄｍａ転送方式 | |
| JPH0216667A (ja) | プロセッサ・システム | |
| JPH03119447A (ja) | 情報処理装置 | |
| JPH04305746A (ja) | キャッシュメモリ制御装置 | |
| JPS61294572A (ja) | マルチプロセツサシステム |