JPH0446448B2 - - Google Patents

Info

Publication number
JPH0446448B2
JPH0446448B2 JP58212174A JP21217483A JPH0446448B2 JP H0446448 B2 JPH0446448 B2 JP H0446448B2 JP 58212174 A JP58212174 A JP 58212174A JP 21217483 A JP21217483 A JP 21217483A JP H0446448 B2 JPH0446448 B2 JP H0446448B2
Authority
JP
Japan
Prior art keywords
die
pad portion
package base
solder
top surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58212174A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60105241A (ja
Inventor
Hideaki Nishizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP58212174A priority Critical patent/JPS60105241A/ja
Publication of JPS60105241A publication Critical patent/JPS60105241A/ja
Publication of JPH0446448B2 publication Critical patent/JPH0446448B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/013—Manufacture or treatment of die-attach connectors
    • H10W72/01308—Manufacture or treatment of die-attach connectors using permanent auxiliary members, e.g. using alignment marks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07311—Treating the bonding area before connecting, e.g. by applying flux or cleaning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07321—Aligning
    • H10W72/07327—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07331—Connecting techniques
    • H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
    • H10W72/07353—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/331—Shapes of die-attach connectors
    • H10W72/334—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads

Landscapes

  • Die Bonding (AREA)
  • Led Device Packages (AREA)
JP58212174A 1983-11-11 1983-11-11 半導体素子用パツケ−ジ Granted JPS60105241A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58212174A JPS60105241A (ja) 1983-11-11 1983-11-11 半導体素子用パツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58212174A JPS60105241A (ja) 1983-11-11 1983-11-11 半導体素子用パツケ−ジ

Publications (2)

Publication Number Publication Date
JPS60105241A JPS60105241A (ja) 1985-06-10
JPH0446448B2 true JPH0446448B2 (enExample) 1992-07-30

Family

ID=16618127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58212174A Granted JPS60105241A (ja) 1983-11-11 1983-11-11 半導体素子用パツケ−ジ

Country Status (1)

Country Link
JP (1) JPS60105241A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012511814A (ja) * 2008-12-13 2012-05-24 ミュールバウアー アーゲー 電子アセンブリ製造の方法および装置ならびにその電子アセンブリ
KR101677739B1 (ko) * 2010-09-29 2016-11-21 삼성전자주식회사 반도체 패키지 및 그의 제조방법
JP6423147B2 (ja) * 2013-12-03 2018-11-14 三菱電機株式会社 電力用半導体装置およびその製造方法
JP2018060932A (ja) * 2016-10-06 2018-04-12 ローム株式会社 Ｌｅｄパッケージ

Also Published As

Publication number Publication date
JPS60105241A (ja) 1985-06-10

Similar Documents

Publication Publication Date Title
JP3376203B2 (ja) 半導体装置とその製造方法及びこの半導体装置を用いた実装構造体とその製造方法
US5889326A (en) Structure for bonding semiconductor device to substrate
TWI255020B (en) Stacked die semiconductor device
KR940008327B1 (ko) 반도체 패키지 및 그 실장방법
US6624004B2 (en) Flip chip interconnected structure and a fabrication method thereof
US7362580B2 (en) Electronic assembly having an indium wetting layer on a thermally conductive body
JP3367299B2 (ja) 樹脂封止型半導体装置およびその製造方法
KR960019680A (ko) 반도체디바이스패키지 방법 및 디바이스 패키지
US5559316A (en) Plastic-molded semiconductor device containing a semiconductor pellet mounted on a lead frame
KR100592121B1 (ko) 플립 칩 조립을 위한 무세정 플럭스
CN100492622C (zh) 反应焊接材料
US7420814B2 (en) Package stack and manufacturing method thereof
JP2003007902A (ja) 電子部品の実装基板及び実装構造
US20020095784A1 (en) Bumping process for chip scale packaging
US20090051049A1 (en) Semiconductor device, substrate and semiconductor device manufacturing method
US20220278026A1 (en) Method for Fabricating a Substrate with a Solder Stop Structure, Substrate with a Solder Stop Structure and Electronic Device
JPH0446448B2 (enExample)
JPS62281435A (ja) 半導体装置
CN209843696U (zh) 利用导电性金属结构体的半导体封装
JP2007059485A (ja) 半導体装置、基板及び半導体装置の製造方法
KR20000008347A (ko) 플립칩bga 패키지 제조방법
US6258622B1 (en) Flip clip bonding leadframe-type packaging method for integrated circuit device and a device formed by the packaging method
JP3006957B2 (ja) 半導体装置の実装体
JPH0357223A (ja) 半導体装置
KR20030075814A (ko) 반도체 멀티칩 모듈 패키지 및 그 제조 방법

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees