JPH0445868B2 - - Google Patents

Info

Publication number
JPH0445868B2
JPH0445868B2 JP23971583A JP23971583A JPH0445868B2 JP H0445868 B2 JPH0445868 B2 JP H0445868B2 JP 23971583 A JP23971583 A JP 23971583A JP 23971583 A JP23971583 A JP 23971583A JP H0445868 B2 JPH0445868 B2 JP H0445868B2
Authority
JP
Japan
Prior art keywords
lock
processing device
input
access request
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP23971583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60132263A (ja
Inventor
Hiroaki Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP23971583A priority Critical patent/JPS60132263A/ja
Publication of JPS60132263A publication Critical patent/JPS60132263A/ja
Publication of JPH0445868B2 publication Critical patent/JPH0445868B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP23971583A 1983-12-21 1983-12-21 記憶制御方式 Granted JPS60132263A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23971583A JPS60132263A (ja) 1983-12-21 1983-12-21 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23971583A JPS60132263A (ja) 1983-12-21 1983-12-21 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS60132263A JPS60132263A (ja) 1985-07-15
JPH0445868B2 true JPH0445868B2 (enrdf_load_html_response) 1992-07-28

Family

ID=17048843

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23971583A Granted JPS60132263A (ja) 1983-12-21 1983-12-21 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS60132263A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61216050A (ja) * 1985-02-13 1986-09-25 Fujitsu Ltd 主記憶ロツク制御方式

Also Published As

Publication number Publication date
JPS60132263A (ja) 1985-07-15

Similar Documents

Publication Publication Date Title
US5142676A (en) Separate content addressable memories for storing locked segment addresses and locking processor identifications for controlling access to shared memory
US4999770A (en) Command controlled multi-storage space protection key pretesting system permitting access regardless of test result if selected key is predetermined value
JPS5837587B2 (ja) メモリ・ロック装置
EP0533427B1 (en) Computer memory control system
US4794515A (en) Protection of data in a multiprogramming data processing system
JP2002358237A (ja) プロセッサのメモリ装置に対する権限のないアクセスを防止する保護回路
JP2544449B2 (ja) 情報処理システム及び情報処理システムの制御方法
US7680999B1 (en) Privilege promotion based on check of previous privilege level
JPH0445868B2 (enrdf_load_html_response)
JPS6319058A (ja) メモリ装置
JPS63317975A (ja) 磁気ディスク装置のライトプロテクト機構
JPS62160554A (ja) メモリの不正アクセス防止装置
JPS59116866A (ja) 計算機システムの記憶装置
JPH01184554A (ja) データアクセス方式
JPS6073762A (ja) 記憶保護方式
JPH0467226B2 (enrdf_load_html_response)
JPS58203700A (ja) メモリ内の情報プライバシ−保護装置
JPS63163951A (ja) アクセス権制御方式
JPS59113599A (ja) メモリプロテクシヨン方式
JPS6238743B2 (enrdf_load_html_response)
JPS6054691B2 (ja) 情報処理装置の記憶保護方式
Roder et al. Memory Protection in Multiprocessing Systems
JPS60183652A (ja) キヤツシユメモリ制御方法
JPH04130553A (ja) 電子計算機
JPS5897185A (ja) メモリアクセス方式