JPH0444429B2 - - Google Patents
Info
- Publication number
- JPH0444429B2 JPH0444429B2 JP58096825A JP9682583A JPH0444429B2 JP H0444429 B2 JPH0444429 B2 JP H0444429B2 JP 58096825 A JP58096825 A JP 58096825A JP 9682583 A JP9682583 A JP 9682583A JP H0444429 B2 JPH0444429 B2 JP H0444429B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- data
- data lines
- channel mos
- mos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
- H10D84/907—CMOS gate arrays
Landscapes
- Static Random-Access Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58096825A JPS59220951A (ja) | 1983-05-31 | 1983-05-31 | マスタスライス型半導体記憶装置の接続方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58096825A JPS59220951A (ja) | 1983-05-31 | 1983-05-31 | マスタスライス型半導体記憶装置の接続方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59220951A JPS59220951A (ja) | 1984-12-12 |
| JPH0444429B2 true JPH0444429B2 (enrdf_load_stackoverflow) | 1992-07-21 |
Family
ID=14175334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58096825A Granted JPS59220951A (ja) | 1983-05-31 | 1983-05-31 | マスタスライス型半導体記憶装置の接続方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59220951A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20130073802A (ko) * | 2011-12-23 | 2013-07-03 | 삼성에스디아이 주식회사 | 배터리의 수명 평가 장치 및 그 방법 |
-
1983
- 1983-05-31 JP JP58096825A patent/JPS59220951A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20130073802A (ko) * | 2011-12-23 | 2013-07-03 | 삼성에스디아이 주식회사 | 배터리의 수명 평가 장치 및 그 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59220951A (ja) | 1984-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4002412B2 (ja) | 基本セル、集積回路レイアウトセクション、集積回路レイアウト、集積回路デバイスおよび集積回路の信号線を設計する方法 | |
| JPH0520910B2 (enrdf_load_stackoverflow) | ||
| JP2747223B2 (ja) | 半導体集積回路 | |
| KR100314973B1 (ko) | 다중 프로그램가능 메모리 장치 및 메모리 셀 상호 접속 방법 | |
| JPH0358184B2 (enrdf_load_stackoverflow) | ||
| US5903490A (en) | Customizable integrated circuit device | |
| JPH0252428B2 (enrdf_load_stackoverflow) | ||
| JPH0444429B2 (enrdf_load_stackoverflow) | ||
| JPS60254631A (ja) | 半導体集積回路 | |
| US4924440A (en) | MOS gate array devices | |
| US4984058A (en) | Semiconductor integrated circuit device | |
| JPS6025251A (ja) | 半導体集積回路装置 | |
| JP2720104B2 (ja) | 半導体集積回路装置のメモリセル回路 | |
| JP3277339B2 (ja) | 半導体集積回路装置 | |
| JPS63160241A (ja) | スタンダ−ドセル方式の半導体集積回路 | |
| JPH0329187B2 (enrdf_load_stackoverflow) | ||
| JPS60134435A (ja) | 半導体集積回路装置 | |
| JP3474266B2 (ja) | シングルポート型sram | |
| JP3128086B2 (ja) | ゲートアレイの基本セル | |
| JPH10125878A (ja) | ゲートアレイ | |
| JPS5972742A (ja) | マスタスライスlsiのマスタ方法 | |
| JPH0316261A (ja) | 半導体装置 | |
| JPH06215580A (ja) | メモリセル回路 | |
| JP3004921B2 (ja) | 半導体記憶装置 | |
| JPH02309673A (ja) | 半導体集積回路 |