JPH0444354B2 - - Google Patents

Info

Publication number
JPH0444354B2
JPH0444354B2 JP61208526A JP20852686A JPH0444354B2 JP H0444354 B2 JPH0444354 B2 JP H0444354B2 JP 61208526 A JP61208526 A JP 61208526A JP 20852686 A JP20852686 A JP 20852686A JP H0444354 B2 JPH0444354 B2 JP H0444354B2
Authority
JP
Japan
Prior art keywords
address
nibble
counter
information
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61208526A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6364697A (ja
Inventor
Masao Nakano
Hirohiko Mochizuki
Takeshi Oohira
Yukinori Kodama
Hidenori Nomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu VLSI Ltd
Fujitsu Ltd
Original Assignee
Fujitsu VLSI Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu VLSI Ltd, Fujitsu Ltd filed Critical Fujitsu VLSI Ltd
Priority to JP61208526A priority Critical patent/JPS6364697A/ja
Priority to EP87112567A priority patent/EP0262413B1/en
Priority to DE8787112567T priority patent/DE3780551T2/de
Priority to US07/090,988 priority patent/US4807192A/en
Priority to KR8709797A priority patent/KR910006110B1/ko
Publication of JPS6364697A publication Critical patent/JPS6364697A/ja
Publication of JPH0444354B2 publication Critical patent/JPH0444354B2/ja
Granted legal-status Critical Current

Links

JP61208526A 1986-09-04 1986-09-04 記憶装置 Granted JPS6364697A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP61208526A JPS6364697A (ja) 1986-09-04 1986-09-04 記憶装置
EP87112567A EP0262413B1 (en) 1986-09-04 1987-08-28 Memory device employing address multiplexing
DE8787112567T DE3780551T2 (de) 1986-09-04 1987-08-28 Speichereinrichtung unter verwendung von adressenmultiplex.
US07/090,988 US4807192A (en) 1986-09-04 1987-08-31 Memory device employing address multiplexing
KR8709797A KR910006110B1 (en) 1986-09-04 1987-09-04 Memory device using address multiplexing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61208526A JPS6364697A (ja) 1986-09-04 1986-09-04 記憶装置

Publications (2)

Publication Number Publication Date
JPS6364697A JPS6364697A (ja) 1988-03-23
JPH0444354B2 true JPH0444354B2 (enrdf_load_stackoverflow) 1992-07-21

Family

ID=16557642

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61208526A Granted JPS6364697A (ja) 1986-09-04 1986-09-04 記憶装置

Country Status (1)

Country Link
JP (1) JPS6364697A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100311117B1 (ko) 1998-06-29 2001-12-17 박종섭 반도체메모리소자의옵션기능테스트장치

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5956284A (ja) * 1982-09-24 1984-03-31 Hitachi Micro Comput Eng Ltd 半導体記憶装置
JPS5975489A (ja) * 1982-10-22 1984-04-28 Hitachi Ltd 半導体記憶装置
JPS5975494A (ja) * 1982-10-25 1984-04-28 Hitachi Ltd 半導体記憶装置
JPS605493A (ja) * 1983-06-22 1985-01-12 Toshiba Corp 半導体記憶装置
JPH0652632B2 (ja) * 1985-01-23 1994-07-06 株式会社日立製作所 ダイナミツク型ｒａｍ

Also Published As

Publication number Publication date
JPS6364697A (ja) 1988-03-23

Similar Documents

Publication Publication Date Title
JP2740063B2 (ja) 半導体記憶装置
JP2696026B2 (ja) 半導体記憶装置
US8027203B2 (en) Pipe latch circuit of multi-bit prefetch-type semiconductor memory device with improved structure
US5537354A (en) Semiconductor memory device and method of forming the same
JP3315501B2 (ja) 半導体記憶装置
US5715211A (en) Synchronous dynamic random access memory
US6018478A (en) Random access memory with separate row and column designation circuits for reading and writing
US6335889B1 (en) Semiconductor memory device
US6339817B1 (en) Semiconductor memory including main and sub memory portions having plural memory cell groups and a bidirectional data transfer circuit
JP3177094B2 (ja) 半導体記憶装置
JPH04293135A (ja) メモリアクセス方式
JP2001167580A (ja) 半導体記憶装置
JP2002175692A (ja) 半導体記憶装置及びデータ処理システム
US5373470A (en) Method and circuit for configuring I/O devices
US7158444B2 (en) Semiconductor memory device
US20020031020A1 (en) Semiconductor memory device capable of masking data to be written
JPS6376193A (ja) 半導体記憶装置
US4807192A (en) Memory device employing address multiplexing
JPH0444354B2 (enrdf_load_stackoverflow)
JPH11306796A (ja) 半導体記憶装置
JPH09180443A (ja) 半導体メモリ回路
JPS6146916B2 (enrdf_load_stackoverflow)
JPH1166859A (ja) 半導体記憶装置
JP3176144B2 (ja) 同期型スタチックメモリ
KR100188016B1 (ko) 반도체 메모리장치