JPH0439228B2 - - Google Patents

Info

Publication number
JPH0439228B2
JPH0439228B2 JP16027486A JP16027486A JPH0439228B2 JP H0439228 B2 JPH0439228 B2 JP H0439228B2 JP 16027486 A JP16027486 A JP 16027486A JP 16027486 A JP16027486 A JP 16027486A JP H0439228 B2 JPH0439228 B2 JP H0439228B2
Authority
JP
Japan
Prior art keywords
bonding pad
metal film
film
forming
pad electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16027486A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6315436A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16027486A priority Critical patent/JPS6315436A/ja
Publication of JPS6315436A publication Critical patent/JPS6315436A/ja
Publication of JPH0439228B2 publication Critical patent/JPH0439228B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
JP16027486A 1986-07-08 1986-07-08 ボンディングパッド電極の形成方法 Granted JPS6315436A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16027486A JPS6315436A (ja) 1986-07-08 1986-07-08 ボンディングパッド電極の形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16027486A JPS6315436A (ja) 1986-07-08 1986-07-08 ボンディングパッド電極の形成方法

Publications (2)

Publication Number Publication Date
JPS6315436A JPS6315436A (ja) 1988-01-22
JPH0439228B2 true JPH0439228B2 (enrdf_load_stackoverflow) 1992-06-26

Family

ID=15711452

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16027486A Granted JPS6315436A (ja) 1986-07-08 1986-07-08 ボンディングパッド電極の形成方法

Country Status (1)

Country Link
JP (1) JPS6315436A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5422307A (en) * 1992-03-03 1995-06-06 Sumitomo Electric Industries, Ltd. Method of making an ohmic electrode using a TiW layer and an Au layer

Also Published As

Publication number Publication date
JPS6315436A (ja) 1988-01-22

Similar Documents

Publication Publication Date Title
US5260603A (en) Electrode structure of semiconductor device for use in GaAs compound substrate
US4695869A (en) GAAS semiconductor device
JPH05275373A (ja) 化合物半導体装置の製造方法
JPH0439228B2 (enrdf_load_stackoverflow)
JPH10284437A (ja) 半導体装置の金属配線層形成方法
JPS5832513B2 (ja) 電界効果トランジスタの製造方法
JPH0284725A (ja) 半導体装置およびその製造方法
JPH10261658A (ja) 半導体装置の製造方法
JPS6123672B2 (enrdf_load_stackoverflow)
CN1222984C (zh) 微电子器件的制造方法及由该方法制造的微电子器件
JPS6173381A (ja) 半導体集積回路装置の製造方法
JP3123217B2 (ja) オーミック電極の形成方法
JPS5976437A (ja) 半導体装置
JPH01108730A (ja) 半導体装置
JP3018677B2 (ja) 半導体装置の製造方法
JPH07273316A (ja) 半導体装置
JPH0491441A (ja) 電界効果トランジスタの製造方法
JPS59136974A (ja) 半導体装置
JPH04233252A (ja) 半導体装置
JPH03219674A (ja) 半導体装置の電極構造及びその製造方法
JPH0226790B2 (enrdf_load_stackoverflow)
JPS60120560A (ja) 半導体装置
JPS6323665B2 (enrdf_load_stackoverflow)
JPS60123067A (ja) 半導体装置およびその製造方法
JPH0831481B2 (ja) 電界効果型トランジスタ

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term