JPH04390B2 - - Google Patents
Info
- Publication number
- JPH04390B2 JPH04390B2 JP56128760A JP12876081A JPH04390B2 JP H04390 B2 JPH04390 B2 JP H04390B2 JP 56128760 A JP56128760 A JP 56128760A JP 12876081 A JP12876081 A JP 12876081A JP H04390 B2 JPH04390 B2 JP H04390B2
- Authority
- JP
- Japan
- Prior art keywords
- etching
- groove
- substrate
- film
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Element Separation (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12876081A JPS5831531A (ja) | 1981-08-19 | 1981-08-19 | エツチング方法 |
DE8181304255T DE3174468D1 (en) | 1980-09-17 | 1981-09-16 | Semiconductor device and method of manufacturing the same |
EP81304255A EP0048175B1 (en) | 1980-09-17 | 1981-09-16 | Semiconductor device and method of manufacturing the same |
US06/733,406 US4635090A (en) | 1980-09-17 | 1985-05-13 | Tapered groove IC isolation |
US06/891,174 US5128743A (en) | 1980-09-17 | 1986-07-31 | Semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12876081A JPS5831531A (ja) | 1981-08-19 | 1981-08-19 | エツチング方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5831531A JPS5831531A (ja) | 1983-02-24 |
JPH04390B2 true JPH04390B2 (enrdf_load_stackoverflow) | 1992-01-07 |
Family
ID=14992781
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12876081A Granted JPS5831531A (ja) | 1980-09-17 | 1981-08-19 | エツチング方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5831531A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000164691A (ja) | 1998-11-25 | 2000-06-16 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2003060024A (ja) | 2001-08-13 | 2003-02-28 | Mitsubishi Electric Corp | 半導体装置の製造方法および半導体装置 |
JP6838893B2 (ja) * | 2016-08-25 | 2021-03-03 | キヤノン株式会社 | 半導体装置及びその製造方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52154351A (en) * | 1976-06-18 | 1977-12-22 | Hitachi Ltd | Formation of electrode contact holes in semiconductor devices |
US4256514A (en) * | 1978-11-03 | 1981-03-17 | International Business Machines Corporation | Method for forming a narrow dimensioned region on a body |
JPS5612747A (en) * | 1979-07-12 | 1981-02-07 | Matsushita Electric Ind Co Ltd | Production of semiconductor device |
-
1981
- 1981-08-19 JP JP12876081A patent/JPS5831531A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5831531A (ja) | 1983-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4635090A (en) | Tapered groove IC isolation | |
US5458734A (en) | Method of fabricating a semiconductor device | |
JPS6116546A (ja) | 絶縁溝に対する局部区域酸化物の自動位置決め方法 | |
JPS6220696B2 (enrdf_load_stackoverflow) | ||
US5126817A (en) | Dielectrically isolated structure for use in soi-type semiconductor device | |
JPS5837987B2 (ja) | 埋設酸化物分離領域の形成方法 | |
JPH0645431A (ja) | Ulsi技法で製造される集積回路にプレーナ化された準測微的溝を形成するためのプロセス | |
JPH0695525B2 (ja) | 横型トランジスタ及びその製造方法 | |
EP0068275B1 (en) | Method for producing semiconductor devices including the use of reactive ion etching | |
JPS631753B2 (enrdf_load_stackoverflow) | ||
JPS6038832A (ja) | 半導体装置とその製造方法 | |
JPS6310899B2 (enrdf_load_stackoverflow) | ||
JPH04390B2 (enrdf_load_stackoverflow) | ||
JPH05849B2 (enrdf_load_stackoverflow) | ||
US6103581A (en) | Method for producing shallow trench isolation structure | |
JPS59232437A (ja) | 半導体装置の製造方法 | |
JPH04151850A (ja) | 溝絶縁分離型半導体集積回路の製造方法 | |
JPH05102297A (ja) | 半導体装置の製造方法 | |
USRE34400E (en) | Method for fabricating isolation region in semiconductor devices | |
JPS6358370B2 (enrdf_load_stackoverflow) | ||
JPS6092632A (ja) | 半導体装置の製造方法 | |
TW415017B (en) | Method of improving trench isolation | |
EP0233248A1 (en) | Dielectric isolation structure for integrated circuits | |
JPH0422021B2 (enrdf_load_stackoverflow) | ||
JPH0373139B2 (enrdf_load_stackoverflow) |