JPH0437577B2 - - Google Patents

Info

Publication number
JPH0437577B2
JPH0437577B2 JP58182099A JP18209983A JPH0437577B2 JP H0437577 B2 JPH0437577 B2 JP H0437577B2 JP 58182099 A JP58182099 A JP 58182099A JP 18209983 A JP18209983 A JP 18209983A JP H0437577 B2 JPH0437577 B2 JP H0437577B2
Authority
JP
Japan
Prior art keywords
wiring pattern
forming
conductor
conductor layer
insulating member
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58182099A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6074628A (ja
Inventor
Yoshitaka Fukuoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58182099A priority Critical patent/JPS6074628A/ja
Publication of JPS6074628A publication Critical patent/JPS6074628A/ja
Publication of JPH0437577B2 publication Critical patent/JPH0437577B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
JP58182099A 1983-09-30 1983-09-30 配線パタ−ンの形成方法 Granted JPS6074628A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58182099A JPS6074628A (ja) 1983-09-30 1983-09-30 配線パタ−ンの形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58182099A JPS6074628A (ja) 1983-09-30 1983-09-30 配線パタ−ンの形成方法

Publications (2)

Publication Number Publication Date
JPS6074628A JPS6074628A (ja) 1985-04-26
JPH0437577B2 true JPH0437577B2 (cg-RX-API-DMAC7.html) 1992-06-19

Family

ID=16112324

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58182099A Granted JPS6074628A (ja) 1983-09-30 1983-09-30 配線パタ−ンの形成方法

Country Status (1)

Country Link
JP (1) JPS6074628A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPS6074628A (ja) 1985-04-26

Similar Documents

Publication Publication Date Title
US7129418B2 (en) Suspension board with circuit and producing method thereof
US4343960A (en) Thermopile and process for manufacturing same
US4209355A (en) Manufacture of bumped composite tape for automatic gang bonding of semiconductor devices
TWI415532B (zh) 長可撓性電路及其製造方法
US4701363A (en) Process for manufacturing bumped tape for tape automated bonding and the product produced thereby
US5334487A (en) Method for forming a patterned layer on a substrate
JP2011049316A (ja) 配線回路基板およびその製造方法
US6171946B1 (en) Pattern formation method for multi-layered electronic components
US6562250B1 (en) Method for manufacturing wiring circuit boards with bumps and method for forming bumps
EP0147566B1 (en) Method of forming contacts for flexible module carriers
US3700443A (en) Flatpack lead positioning device
JPH02162746A (ja) 高密度集積回路の支持体とその製造方法
JP4588622B2 (ja) 配線回路基板の製造方法
JPH0437577B2 (cg-RX-API-DMAC7.html)
JP5513637B2 (ja) 配線回路基板の製造方法
KR20020026849A (ko) 범프가 부착된 배선회로 기판 및 그 제조방법
JP2002076575A (ja) 半導体装置用基板の製造方法
JP2705253B2 (ja) 導体パターン形成方法と磁気ヘッドの製造方法
US6511860B1 (en) Method for manufacturing a thermopile on an electrically insulating substrate
JPH10224008A (ja) サスペンション基板の製造方法
JP2727870B2 (ja) フィルムキャリアテープ及びその製造方法
JPH1079561A (ja) 配線基板および配線基板の形成方法
JP2003014781A (ja) プローブ基板及びその製造方法
JP5513638B2 (ja) 配線回路基板
JP2005292417A (ja) 立体回路基板の配線パターン形成方法。