JPH0437517B2 - - Google Patents
Info
- Publication number
- JPH0437517B2 JPH0437517B2 JP59187601A JP18760184A JPH0437517B2 JP H0437517 B2 JPH0437517 B2 JP H0437517B2 JP 59187601 A JP59187601 A JP 59187601A JP 18760184 A JP18760184 A JP 18760184A JP H0437517 B2 JPH0437517 B2 JP H0437517B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- memory
- output
- refresh
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000007704 transition Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59187601A JPS6166294A (ja) | 1984-09-07 | 1984-09-07 | リフレツシユアドレス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59187601A JPS6166294A (ja) | 1984-09-07 | 1984-09-07 | リフレツシユアドレス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6166294A JPS6166294A (ja) | 1986-04-05 |
JPH0437517B2 true JPH0437517B2 (cs) | 1992-06-19 |
Family
ID=16208965
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59187601A Granted JPS6166294A (ja) | 1984-09-07 | 1984-09-07 | リフレツシユアドレス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6166294A (cs) |
-
1984
- 1984-09-07 JP JP59187601A patent/JPS6166294A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6166294A (ja) | 1986-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69838852T2 (de) | Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitend | |
JP3871148B2 (ja) | 半導体メモリ装置のデータ出力バッファ | |
DE3752017T2 (de) | Mikrorechner mit Zugriffsfähigkeit auf einen internen Speicher mit gewünschter variabler Zugriffszeit | |
DE69936865T2 (de) | Verfahren und apparat zur steuerung der datenrate einer taktgetriebeschaltung | |
DE60214992T2 (de) | Mehrbit-prefetch-ausgangsdatenweg | |
US5097447A (en) | Semiconductor memory device having a serial access memory | |
US5291580A (en) | High performance burst read data transfer operation | |
JPS622393B2 (cs) | ||
JPH0437517B2 (cs) | ||
JPH10512084A (ja) | インターリーブド及び順次カウンタ | |
US4573145A (en) | Signal transmitting circuit | |
JPH0489687A (ja) | 同期式バーストアクセスメモリ | |
JPH01196790A (ja) | 半導体メモリ装置 | |
JPH0514359B2 (cs) | ||
DE10342474B4 (de) | Anzeige der Systemoperationsfrequenz an einen DRAM während des Einschaltens | |
JP2806849B2 (ja) | メモリアドレス制御装置 | |
JPH07104851B2 (ja) | データ処理装置 | |
JP2634893B2 (ja) | シングルチップマイクロコンピュータ | |
KR950007142B1 (ko) | 조정 가능한 디램(dram) 콘트롤 로직회로 | |
JPS61139990A (ja) | シリアルアクセスメモリ | |
JPH0578118B2 (cs) | ||
JP2818412B2 (ja) | 計数回路 | |
JP3011498B2 (ja) | クロック生成回路 | |
JPS6143791B2 (cs) | ||
DE69422113T2 (de) | DRAM-Steuerschaltung |