JPH0430816Y2 - - Google Patents
Info
- Publication number
- JPH0430816Y2 JPH0430816Y2 JP594884U JP594884U JPH0430816Y2 JP H0430816 Y2 JPH0430816 Y2 JP H0430816Y2 JP 594884 U JP594884 U JP 594884U JP 594884 U JP594884 U JP 594884U JP H0430816 Y2 JPH0430816 Y2 JP H0430816Y2
- Authority
- JP
- Japan
- Prior art keywords
- logic gate
- circuit
- input line
- input
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP594884U JPS60119140U (ja) | 1984-01-20 | 1984-01-20 | デイジタル信号入力回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP594884U JPS60119140U (ja) | 1984-01-20 | 1984-01-20 | デイジタル信号入力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60119140U JPS60119140U (ja) | 1985-08-12 |
| JPH0430816Y2 true JPH0430816Y2 (en:Method) | 1992-07-24 |
Family
ID=30482934
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP594884U Granted JPS60119140U (ja) | 1984-01-20 | 1984-01-20 | デイジタル信号入力回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60119140U (en:Method) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2601486B2 (ja) * | 1987-10-02 | 1997-04-16 | 川崎製鉄株式会社 | プログラマブル入力回路 |
| JP2006173717A (ja) * | 2004-12-13 | 2006-06-29 | Noboru Wakatsuki | 半導体スイッチ回路 |
-
1984
- 1984-01-20 JP JP594884U patent/JPS60119140U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60119140U (ja) | 1985-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH09219637A5 (en:Method) | ||
| JPH0154890B2 (en:Method) | ||
| JPH0430816Y2 (en:Method) | ||
| JPH0312533U (en:Method) | ||
| JPS6423617A (en) | Fet capacitance driver logic circuit | |
| JPS5951621A (ja) | D/aコンバ−タ | |
| JPS5815326A (ja) | ゲ−ト入力回路 | |
| JPH0546350Y2 (en:Method) | ||
| JPS62151022A (ja) | 論理回路 | |
| JPS5748831A (en) | Power-on reset signal generating circuit | |
| JPH0354330U (en:Method) | ||
| JPS6016982Y2 (ja) | リセット回路 | |
| KR880001213Y1 (ko) | 트랜지스터를 이용한 전압/주파수 콘버터 회로 | |
| JPS6218991Y2 (en:Method) | ||
| JPS5873233A (ja) | 半導体集積回路 | |
| JPS6233405Y2 (en:Method) | ||
| SU400997A1 (ru) | Устройство задержки | |
| JPS58121829A (ja) | 駆動回路 | |
| JPS5532419A (en) | Driving circuit for step motor | |
| JPS6311905Y2 (en:Method) | ||
| JPH02884B2 (en:Method) | ||
| EP0148475A3 (en) | Logic circuit | |
| JPS6416016A (en) | Output buffer for mos semiconductor integrated circuit | |
| JPS60129733U (ja) | 変調光型光電スイツチ用センサユニツト | |
| JPH0237135B2 (en:Method) |