JPH0424856B2 - - Google Patents
Info
- Publication number
- JPH0424856B2 JPH0424856B2 JP57026285A JP2628582A JPH0424856B2 JP H0424856 B2 JPH0424856 B2 JP H0424856B2 JP 57026285 A JP57026285 A JP 57026285A JP 2628582 A JP2628582 A JP 2628582A JP H0424856 B2 JPH0424856 B2 JP H0424856B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- substrate support
- resin
- frame
- strips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57026285A JPS58143538A (ja) | 1982-02-19 | 1982-02-19 | 樹脂封止形半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57026285A JPS58143538A (ja) | 1982-02-19 | 1982-02-19 | 樹脂封止形半導体装置の製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11722691A Division JPH0618241B2 (ja) | 1991-05-22 | 1991-05-22 | 樹脂封止形半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58143538A JPS58143538A (ja) | 1983-08-26 |
| JPH0424856B2 true JPH0424856B2 (cs) | 1992-04-28 |
Family
ID=12189016
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57026285A Granted JPS58143538A (ja) | 1982-02-19 | 1982-02-19 | 樹脂封止形半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58143538A (cs) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57147260A (en) * | 1981-03-05 | 1982-09-11 | Matsushita Electronics Corp | Manufacture of resin-sealed semiconductor device and lead frame used therefor |
| JPS60128646A (ja) * | 1983-12-16 | 1985-07-09 | Hitachi Ltd | 絶縁型パワートランジスタの製造方法 |
| JPS60128645A (ja) * | 1983-12-16 | 1985-07-09 | Hitachi Ltd | 絶縁型パワートランジスタの製造方法 |
| JPS60172346U (ja) * | 1984-04-23 | 1985-11-15 | 新電元工業株式会社 | 樹脂密封型半導体装置 |
| JPS60247952A (ja) * | 1984-05-23 | 1985-12-07 | Nec Corp | 樹脂絶縁形半導体装置 |
| JPS62180957U (cs) * | 1986-05-06 | 1987-11-17 |
-
1982
- 1982-02-19 JP JP57026285A patent/JPS58143538A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58143538A (ja) | 1983-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6410979B2 (en) | Ball-grid-array semiconductor device with protruding terminals | |
| US6507093B2 (en) | Lead frame for fabricating surface mount type semiconductor devices with high reliability | |
| US6911353B2 (en) | Semiconductor device and method of manufacturing same | |
| JP2927660B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
| CN1571151A (zh) | 双规引线框 | |
| CN102347225A (zh) | 用于端子的侧镀的激光加工 | |
| JPS6227750B2 (cs) | ||
| JPH0424856B2 (cs) | ||
| JPH0527261B2 (cs) | ||
| JPH0774287A (ja) | ヒートシンク付き半導体装置及びそのヒートシンクの製造方法 | |
| JPH0254665B2 (cs) | ||
| US7199455B2 (en) | Molded resin semiconductor device having exposed semiconductor chip electrodes | |
| JPS637029B2 (cs) | ||
| JPH04226055A (ja) | 樹脂封止形半導体装置 | |
| JPS6223097Y2 (cs) | ||
| US6537858B1 (en) | Method for manufacturing semiconductor device | |
| JPS62235763A (ja) | 半導体装置用リ−ドフレ−ム | |
| JP3855941B2 (ja) | 凸型ヒートシンク付き半導体装置の製造方法 | |
| JPH0666398B2 (ja) | 半導体装置の製造方法 | |
| JPS6244815B2 (cs) | ||
| JP2019110278A (ja) | 半導体装置 | |
| JPS607750A (ja) | 絶縁型半導体装置 | |
| JP4569048B2 (ja) | 面実装型半導体パッケージおよびその製造方法 | |
| KR100321149B1 (ko) | 칩사이즈 패키지 | |
| KR19980027397A (ko) | 버틈 리드 패키지의 제조방법 |