JPH0423453B2 - - Google Patents
Info
- Publication number
- JPH0423453B2 JPH0423453B2 JP62248598A JP24859887A JPH0423453B2 JP H0423453 B2 JPH0423453 B2 JP H0423453B2 JP 62248598 A JP62248598 A JP 62248598A JP 24859887 A JP24859887 A JP 24859887A JP H0423453 B2 JPH0423453 B2 JP H0423453B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- code
- bit
- timing signal
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000003780 insertion Methods 0.000 claims description 23
- 230000037431 insertion Effects 0.000 claims description 23
- 238000006243 chemical reaction Methods 0.000 claims description 17
- 230000005540 biological transmission Effects 0.000 claims description 11
- 238000007476 Maximum Likelihood Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000003252 repetitive effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0067—Rate matching
- H04L1/0068—Rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/33—Synchronisation based on error coding or decoding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Artificial Intelligence (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62248598A JPS6490621A (en) | 1987-09-30 | 1987-09-30 | Decoder |
AU22874/88A AU604627B2 (en) | 1987-09-30 | 1988-09-27 | Decoder with reduced synchronization capture time |
DE3854292T DE3854292T2 (de) | 1987-09-30 | 1988-09-29 | Decoder. |
EP88116055A EP0310057B1 (de) | 1987-09-30 | 1988-09-29 | Decoder |
CA000578779A CA1289253C (en) | 1987-09-30 | 1988-09-29 | Decoder with reduced synchronization capture time |
US07/251,487 US4918446A (en) | 1987-09-30 | 1988-09-30 | Decoder with reduced synchronization capture time |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62248598A JPS6490621A (en) | 1987-09-30 | 1987-09-30 | Decoder |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6490621A JPS6490621A (en) | 1989-04-07 |
JPH0423453B2 true JPH0423453B2 (de) | 1992-04-22 |
Family
ID=17180501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62248598A Granted JPS6490621A (en) | 1987-09-30 | 1987-09-30 | Decoder |
Country Status (6)
Country | Link |
---|---|
US (1) | US4918446A (de) |
EP (1) | EP0310057B1 (de) |
JP (1) | JPS6490621A (de) |
AU (1) | AU604627B2 (de) |
CA (1) | CA1289253C (de) |
DE (1) | DE3854292T2 (de) |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5117427A (en) * | 1988-03-03 | 1992-05-26 | Mitsubishi Denki Kabushiki Kaisha | Communication system with concatenated coding error correction |
US5321705A (en) * | 1990-11-21 | 1994-06-14 | Motorola, Inc. | Error detection system |
US5379305A (en) * | 1992-07-20 | 1995-01-03 | Digital Equipment Corporation | Error correction system with selectable error correction capabilities |
JP2522142B2 (ja) * | 1992-12-25 | 1996-08-07 | 日本電気株式会社 | ビタビ復号器の同期検出方式 |
FR2700228B1 (fr) * | 1993-01-06 | 1995-02-10 | Alcatel Telspace | Dispositif de calage de phase de chacun des paquets d'un signal numérique à modulation de phase, et récepteur correspondant. |
JPH06334537A (ja) * | 1993-05-21 | 1994-12-02 | Fujitsu Ltd | 不確定性除去機能付きシリアル/パラレル変換回路 |
JP2780612B2 (ja) * | 1993-10-13 | 1998-07-30 | 富士通株式会社 | 磁気記録再生装置 |
FR2725098B1 (fr) * | 1994-09-27 | 1996-11-22 | Alcatel Telspace | Dispositif de synchronisation de branches d'un decodeur de viterbi compris dans un recepteur de donnees numeriques codees en treillis multidimensionnel |
US5710783A (en) * | 1995-06-07 | 1998-01-20 | Luthi; Daniel A. | Optimization of synchronization control in concatenated decoders |
US5712863A (en) * | 1996-02-09 | 1998-01-27 | Overland Data Inc | Randomizing encoder for digital data storage |
US5815514A (en) * | 1996-02-09 | 1998-09-29 | Overland Data, Inc. | Variable rate bit inserter for digital data storage |
US5931968A (en) | 1996-02-09 | 1999-08-03 | Overland Data, Inc. | Digital data recording channel |
US6543024B2 (en) | 1996-02-09 | 2003-04-01 | Overland Storage, Inc. | Write format for digital data storage |
US6167550A (en) * | 1996-02-09 | 2000-12-26 | Overland Data, Inc. | Write format for digital data storage |
JP3935942B2 (ja) * | 1996-02-09 | 2007-06-27 | オーバーランド ストーリッジ,インコーポレイティド | デジタルデータ記憶用の符号器 |
US5742622A (en) * | 1996-03-12 | 1998-04-21 | Discovision Associates | Error detection and correction system for a stream of encoded data |
US5812603A (en) * | 1996-08-22 | 1998-09-22 | Lsi Logic Corporation | Digital receiver using a concatenated decoder with error and erasure correction |
JPH10112144A (ja) * | 1996-10-03 | 1998-04-28 | Sony Corp | 再生装置、誤り訂正装置及び誤り訂正方法 |
US5955977A (en) * | 1997-03-31 | 1999-09-21 | Sharp Laboratories Of America, Inc. | System for avoiding start code emulation and long carry-over propagation |
US5931966A (en) * | 1997-05-19 | 1999-08-03 | Carnegie Mellon University | Viterbi detector with a pipelined look-up table of squared errors |
US6009553A (en) * | 1997-12-15 | 1999-12-28 | The Whitaker Corporation | Adaptive error correction for a communications link |
US6597526B1 (en) | 1998-08-14 | 2003-07-22 | Overland Storage, Inc. | Magnetic tape drive apparatus including a variable rate encoder |
ATE329423T1 (de) | 1999-07-08 | 2006-06-15 | Samsung Electronics Co Ltd | Vorrichtung und verfahren zur steuerung einem demultiplexeur und demultiplexeur für ratenanpassung in einem mobilen übertragungssystem |
US7751718B2 (en) * | 2002-02-12 | 2010-07-06 | Finisar Corporation | Efficient transmission of digital return path data in cable television return path |
US8156535B2 (en) * | 2002-02-12 | 2012-04-10 | Finsar Corporation | Data rate compression device for cable television return path using bandpass puncturing |
US7725036B2 (en) * | 2002-02-12 | 2010-05-25 | Finisar Corporation | Efficient transmission of digital return path data in cable television return path |
US8032916B2 (en) * | 2004-05-12 | 2011-10-04 | Finisar Corporation | Single master clock control of Ethernet data transfer over both a cable TV return path and an Ethernet forward path |
US7765576B2 (en) * | 2004-05-12 | 2010-07-27 | Finsiar Corporation | Changing communication mode in a CATV pathway using mute commands |
JP4491587B2 (ja) * | 2004-11-26 | 2010-06-30 | テクトロニクス・インターナショナル・セールス・ゲーエムベーハー | データ発生装置 |
JP2006262394A (ja) * | 2005-03-18 | 2006-09-28 | Nec Corp | 復号回路及び復号方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57155857A (en) * | 1981-03-23 | 1982-09-27 | Kokusai Denshin Denwa Co Ltd <Kdd> | Maximum likelihood method and apparatus for error |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3872432A (en) * | 1974-04-10 | 1975-03-18 | Itt | Synchronization circuit for a viterbi decoder |
US4527279A (en) * | 1982-07-12 | 1985-07-02 | Kokusai Denshin Denwa Co. | Synchronization circuit for a Viterbi decoder |
JPS60177732A (ja) * | 1984-02-23 | 1985-09-11 | Fujitsu Ltd | ビタビデコ−ダによる誤り検出方式 |
US4583078A (en) * | 1984-11-13 | 1986-04-15 | Communications Satellite Corporation | Serial Viterbi decoder |
DE3576060D1 (de) * | 1985-06-14 | 1990-03-22 | Philips Nv | System zum uebertragen von worten, gesichert bei einer kombination eines blockcodes und eines rekurrenten kodes, uebertragungsgeraet zur verwendung in solchem system und empfaengergeraet zur verwendung in solchem system. |
JPH0824270B2 (ja) * | 1985-12-25 | 1996-03-06 | 日本電信電話株式会社 | たたみ込み符号器および最尤復号器 |
JPS62193323A (ja) * | 1986-02-19 | 1987-08-25 | Sony Corp | ヴイタビ復号装置 |
NL8603164A (nl) * | 1986-12-12 | 1988-07-01 | Optical Storage Int | Werkwijze voor het overdragen van n-bit informatiewoorden, informatieoverdrachtsysteem voor het uitvoeren van de werkwijze, alsmede een kodeerinrichting en dekodeerinrichting voor toepassing in het informatieoverdrachtsysteem. |
-
1987
- 1987-09-30 JP JP62248598A patent/JPS6490621A/ja active Granted
-
1988
- 1988-09-27 AU AU22874/88A patent/AU604627B2/en not_active Ceased
- 1988-09-29 EP EP88116055A patent/EP0310057B1/de not_active Expired - Lifetime
- 1988-09-29 CA CA000578779A patent/CA1289253C/en not_active Expired - Fee Related
- 1988-09-29 DE DE3854292T patent/DE3854292T2/de not_active Expired - Fee Related
- 1988-09-30 US US07/251,487 patent/US4918446A/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57155857A (en) * | 1981-03-23 | 1982-09-27 | Kokusai Denshin Denwa Co Ltd <Kdd> | Maximum likelihood method and apparatus for error |
Also Published As
Publication number | Publication date |
---|---|
EP0310057A2 (de) | 1989-04-05 |
US4918446A (en) | 1990-04-17 |
JPS6490621A (en) | 1989-04-07 |
DE3854292T2 (de) | 1996-01-11 |
AU604627B2 (en) | 1990-12-20 |
DE3854292D1 (de) | 1995-09-14 |
CA1289253C (en) | 1991-09-17 |
EP0310057B1 (de) | 1995-08-09 |
EP0310057A3 (en) | 1990-08-29 |
AU2287488A (en) | 1989-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0423453B2 (de) | ||
US4415984A (en) | Synchronous clock regenerator for binary serial data signals | |
US6105159A (en) | Trellis code with improved error propagation | |
US7103830B1 (en) | DC balanced error correction coding | |
US6958713B2 (en) | Modulation apparatus and method, and DSV-control-bit generating method | |
US4502143A (en) | Consecutive identical digit suppression system in a digital communication system | |
JP3496828B2 (ja) | パルス位置方法、復号方法、データ通信システム、及びデータ伝送システム | |
JPS637690B2 (de) | ||
KR100393386B1 (ko) | 로버스트 재동기를 가진 실행 길이 제한 인코딩/디코딩 방법 및 장치 | |
US4779073A (en) | Apparatus for 3B-2T code conversion | |
JPH0724382B2 (ja) | 符号化方法、装置及び復号化装置 | |
JPH1186458A (ja) | 変調装置および変調方法、復調装置および復調方法、並びに伝送媒体 | |
JPH1032498A (ja) | 可変レートビタビ復号器 | |
EP0932258B1 (de) | Verfahren und schaltung zur digitalen modulation sowie verfahren und schaltung zur digitalen demodulation | |
US5175545A (en) | Data coding system in a magnetic recording apparatus | |
US6476738B1 (en) | Block interleave circuit | |
JPH0423452B2 (de) | ||
US6377532B1 (en) | Run-length limited encoding method and apparatus for use in a high density optical storage system | |
JPH09102748A (ja) | インターリーブ回路 | |
KR19980087313A (ko) | 변조 장치와 방법, 및 전송 매체 | |
EP0306020B1 (de) | Fehler-Korrektur-Codierungs- und Decodierungsschaltung für digital codierte Information | |
US6707396B2 (en) | Device and method for parallel processing implementation of bit-stuffing/unstuffing and NRZI-encoding/decoding | |
JP3131870B2 (ja) | 多重化方式および回路 | |
JPH11154381A (ja) | 変調装置および方法、並びに提供媒体 | |
KR100199187B1 (ko) | 디지탈 전송시스템의 프레임 시프트 동기회로 |