JPH042009B2 - - Google Patents
Info
- Publication number
- JPH042009B2 JPH042009B2 JP60085889A JP8588985A JPH042009B2 JP H042009 B2 JPH042009 B2 JP H042009B2 JP 60085889 A JP60085889 A JP 60085889A JP 8588985 A JP8588985 A JP 8588985A JP H042009 B2 JPH042009 B2 JP H042009B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- current source
- constant current
- field effect
- selection control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60085889A JPS61244120A (ja) | 1985-04-23 | 1985-04-23 | 論理信号検出出力回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60085889A JPS61244120A (ja) | 1985-04-23 | 1985-04-23 | 論理信号検出出力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61244120A JPS61244120A (ja) | 1986-10-30 |
JPH042009B2 true JPH042009B2 (enrdf_load_stackoverflow) | 1992-01-16 |
Family
ID=13871462
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60085889A Granted JPS61244120A (ja) | 1985-04-23 | 1985-04-23 | 論理信号検出出力回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61244120A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2638016B2 (ja) * | 1987-12-14 | 1997-08-06 | 株式会社日立製作所 | 半導体回路 |
JP3252903B2 (ja) | 1999-05-28 | 2002-02-04 | 日本電気株式会社 | インタフェース回路 |
CN102204104A (zh) * | 2008-10-30 | 2011-09-28 | 罗姆股份有限公司 | 电平移位电路、负载驱动装置及液晶显示装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5664518A (en) * | 1979-10-30 | 1981-06-01 | Nec Corp | Integrated logic circuit |
JPS5851621A (ja) * | 1981-09-22 | 1983-03-26 | Fujitsu Ltd | 電子回路 |
JPS60141019A (ja) * | 1983-12-28 | 1985-07-26 | Nec Corp | 論理回路 |
-
1985
- 1985-04-23 JP JP60085889A patent/JPS61244120A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61244120A (ja) | 1986-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0777346B2 (ja) | 論理レベル変換回路 | |
US4401901A (en) | Comparator | |
JPH03149920A (ja) | 電圧変換器 | |
JPS6157118A (ja) | レベル変換回路 | |
US4599526A (en) | Clocked latching circuit | |
US4982119A (en) | Comparator with latch circuit | |
JPH0220017B2 (enrdf_load_stackoverflow) | ||
US5371421A (en) | Low power BiMOS amplifier and ECL-CMOS level converter | |
US4287435A (en) | Complementary transistor inverting emitter follower circuit | |
JPH02892B2 (enrdf_load_stackoverflow) | ||
US4266149A (en) | Pulse signal amplifier | |
JPH042009B2 (enrdf_load_stackoverflow) | ||
US5214328A (en) | ECL to CMOS level conversion circuit | |
US6323683B1 (en) | Low distortion logic level translator | |
JP2901973B2 (ja) | 半導体集積回路装置 | |
JPH0644705B2 (ja) | 半導体回路 | |
JP3082336B2 (ja) | Ecl−cmosレベル変換回路 | |
JPH0482319A (ja) | 論理回路 | |
US4308469A (en) | Unity gain emitter follower bridge circuit | |
JPS6094531A (ja) | レベルアダプタ回路 | |
JP2987971B2 (ja) | レベル変換回路 | |
JPS592433A (ja) | サンプル回路 | |
JP2540928B2 (ja) | 論理回路 | |
JP2815753B2 (ja) | 半導体集積回路 | |
US4954738A (en) | Current source technology |