JPH04152577A - 可変容量ダイオード装置 - Google Patents

可変容量ダイオード装置

Info

Publication number
JPH04152577A
JPH04152577A JP2277537A JP27753790A JPH04152577A JP H04152577 A JPH04152577 A JP H04152577A JP 2277537 A JP2277537 A JP 2277537A JP 27753790 A JP27753790 A JP 27753790A JP H04152577 A JPH04152577 A JP H04152577A
Authority
JP
Japan
Prior art keywords
variable capacitance
capacitance diode
diode device
wire
high frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2277537A
Other languages
English (en)
Other versions
JP2824329B2 (ja
Inventor
Takeshi Kasahara
健 笠原
Haruhiko Taguchi
田口 治彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toko Inc
Original Assignee
Toko Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toko Inc filed Critical Toko Inc
Priority to JP27753790A priority Critical patent/JP2824329B2/ja
Priority to US07/775,034 priority patent/US5220193A/en
Publication of JPH04152577A publication Critical patent/JPH04152577A/ja
Application granted granted Critical
Publication of JP2824329B2 publication Critical patent/JP2824329B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/93Variable capacitance diodes, e.g. varactors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05073Single internal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01072Hafnium [Hf]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12034Varactor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12036PN diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、高周波直列抵抗R3の小さい高周波用同調素
子として好適な可変容量ダイオード装置に関するもので
ある。
〔従来の技術〕
従来、高周波用に適した同調素子用の可変容量ダイオー
ド装置では、最大容量が0.1〜15PF程度のもので
あり、そのPN接合の面積は極めて小さなものとなる。
通常、一つの可変容量ダイオード装置に対して一本の金
線等のワイヤーがワイヤーボンデングされている為に、
高周波用にあっては、そのワイヤーの直径が太いものが
使用できず、細いものが使用されている。
〔発明が解決しようとする課題〕
従来、高周波用に適した同調素子用の可変容量ダイオー
ド装置では、接合面積が小さく、ワイヤーの直径も細い
ものとなる為に、その結果として高周波電流の表皮効果
に基づいて高周波直列抵抗R3が大きくなり、同調の為
の性能指数Qが劣化する欠点がある。
本発明は、上述の如き問題点を改善する為になされたも
ので、その主な目的は、高周波直列抵抗R8を低減した
可変容量ダイオード装置を提供するにある。
〔課題を解決する為の手段〕
本発明の可変容量ダイオード装置は、一のチップに、複
数の可変容量ダイオード素子が形成され、それらの少な
くとも二個以上の可変容量ダイオード素子の夫々の電極
からリードフレームに、一素子に対して少なくとも一本
のワイヤーで接続されて共通接続されていることを特徴
とするものである。
〔作用〕
本発明は、所定の容量の可変容量ダイオード装置を二つ
以上の可変容量ダイオード素子で形成することによって
、高周波電流の流れる面積を拡大して高周波直列抵抗R
sを低減したものである。
〔実施例〕
第1図は、本発明に係る高周波用の可変容量ダイオード
装置の平面図であり、第2図が、その破断線(X−Y)
に沿った断面図である。
第2図に於いて、半導体基板1の主表面にN導電型のエ
ピタキシャル層2が形成されている。エピタキシャル層
2に複数のN4電型の拡散層3が形成され、それらの拡
散層3の主表面露呈部からP導電型の拡散層を拡散層3
を覆うように拡散して夫々にPN接合を形成して、可変
容量ダイオード素子り、、D2−が形成する。5は、二
酸化シリコン膜等の絶縁膜である。各素子D + 、 
D z ’一の主表面露呈部に、アルミニューム等の電
極6が形成され、電極6等のワイヤー7に金線7がボン
ディングされる。
第3図は、リードフレームにマウントされた本発明の可
変容量ダイオード装置の一実施例を示す斜視図である。
リード8.の先端のタブリード82にチップがマウント
され、チップに形成された各素子DI、DZ、D3の電
極とり一部91の先端のタブリード92に夫々ワイヤー
7で接続され、可変容量ダイオード素子D+ 、Dz 
、Dzのアノードがタブリード9□で共通接続されてい
る。
第3図の可変容量ダイオード装置の等価回路は、第4図
のように表すことができる。
タブリード9□を端子9で等価的に表し、ワイヤー7を
端子7.゛乃至7.゛と抵抗r、乃至r11、可変容量
ダイオード素子り、乃至D3をC8乃至C3、可変容量
ダイオード素子り、乃至D3の底部の半導体基体1とエ
ピタキシャル層2等による抵抗成分をr21乃至rZ3
、タブリード8□を端子8目乃至813と夫々等価的に
表している。
第3図に示されているように可変容量ダイオード素子り
、、D2.D3を第4図に基づいて説明すると、可変容
量ダイオード素子り、、D、、D3の容量を天々C+、
 Cz、 C”r とすると、その合成された最大容量
C6は、次式のように表される。
C0=C+ ”C2+C3−−−”−−−−−−・(1
)一方、高周波直列抵抗R3は、端子7 、l乃至73
゛と8 ++乃至8,3間の夫々の抵抗成分子 11+
乃至r13とr21乃至r23による合成抵抗をR1乃
至R3とすると、その合成抵抗R0は、次式のように表
される。
1/RO= 1/、R1+ 1/RZ + 1/R3−
(21(2)式の合成抵抗R0が略高周波直列抵抗R3
Iに相当する。
即ち、第5図に示した従来の可変容量ダイオード装置の
等価回路によると、その高周波直列抵抗R52は、 1 /Rsz−1/Ro+ +1 /RO2−−−−−
−−−(31と表すことができる。
本発明の可変容量ダイオード装置の高周波直列抵抗R3
Iと従来の可変容量ダイオード装置の高周波直列抵抗R
5Zの関係は、 Ro+ −r ++ −r Iz−r 13 −−−−
一−−−(41RO2= r z+= r zz−r 
z:+  −””−””−”(51であるので、 R5I   く   R3□     −−一一一一−
−−−−−−−−−−−(6)の関係となる。
上述のように本発明の可変容量ダイオード装置は、一つ
のチップに複数個形成された可変容量ダイオード素子D
1.D2.D3 −  のうち三素子以上の素子を並列
接続することによって、(1)式に基づいて所定の容量
の可変容量ダイオード素子が形成されると共に、(6)
式の関係から明らかなように高周波直列抵抗を小さくす
ることができる。
更に、本発明の可変容量ダイオード装置によれば、ワイ
ヤー7の外周の表面積は複数のワイヤーで形成可能であ
るので拡大される。従って、それらの金線に流れる高周
波電流は、−本の金線より多く流すことができるので、
可変容量ダイオード装置の高周波直列抵抗を小さくする
ことが可能である。その結果として、本発明の可変容量
ダイオード装置を、同調回路に用いれば、同調の為の性
能指数Qを大きくすることが可能である。
熱論、PN接合の面積の異なる可変容量ダイオード素子
を形成して、それらの素子を並列接続して所定の容量の
可変容量ダイオード装置を形成することも可能である。
〔効果〕
本発明の可変容量ダイオード装置は、一つのチップに複
数個の可変容量ダイオード素子が形成されたものであっ
て、その内の幾つかの素子を並列接続して所定の容量の
一個の可変容量ダイオード装置を形成するものである。
本発明の可変容量ダイオード装置は、各素子に少なくと
も対応した数のワイヤーにより可変容量ダイオード装置
を形成して、可変容量ダイオード装置の高周波直列抵抗
R5を低減して同調の為の性能指数Qを高めることが可
能であって、高周波同調用の可変容量ダイオード素子と
して極めて効果的である。
又、本発明の可変容量ダイオード装置は、可変容量ダイ
オード素子を並列に組み合わせることによって、所望の
最大容量の可変容量ダイオード装置が容易に形成できる
利点を有する。
【図面の簡単な説明】
第1図は、本発明に係る可変容量ダイオード装置の一実
施例の素子平面図、第2図は、第1図のXY線に沿った
断面図、第3図は、リードフレームにマウントされた可
変容量ダイオード装置の斜視図、第4図は、本発明に係
る可変容量ダイオード装置の等価回路図、第5図は、従
来の可変容量ダイオード装置の等価回路図である。 に半導体基板、2:エビタキシャル層、3:N導電型の
拡散層24:P導電型の拡散層、5:絶縁膜、6:導電
膜、7:ワイヤー、8+、L  :リード 8□、9□ :ダブリード。

Claims (1)

    【特許請求の範囲】
  1. (1)一の半導体基体に複数の可変容量ダイオード素子
    が形成され、該半導体基体の裏面の共通電極を第1のリ
    ードフレームに接続し、且つ前記複数の可変容量ダイオ
    ード素子の少なくとも二個以上の可変容量ダイオード素
    子の夫々の電極と第2のリードフレーム間を、一素子に
    対して少なくとも一つのワイヤーで接続して、前記少な
    くとも二個以上の可変容量ダイオード素子を一つの可変
    容量ダイオードとしたことを特徴とする可変容量ダイオ
    ード装置。
JP27753790A 1990-10-16 1990-10-16 可変容量ダイオード装置 Expired - Fee Related JP2824329B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP27753790A JP2824329B2 (ja) 1990-10-16 1990-10-16 可変容量ダイオード装置
US07/775,034 US5220193A (en) 1990-10-16 1991-10-11 Variable-capacitance diode device with common electrode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27753790A JP2824329B2 (ja) 1990-10-16 1990-10-16 可変容量ダイオード装置

Publications (2)

Publication Number Publication Date
JPH04152577A true JPH04152577A (ja) 1992-05-26
JP2824329B2 JP2824329B2 (ja) 1998-11-11

Family

ID=17584937

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27753790A Expired - Fee Related JP2824329B2 (ja) 1990-10-16 1990-10-16 可変容量ダイオード装置

Country Status (2)

Country Link
US (1) US5220193A (ja)
JP (1) JP2824329B2 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5311158A (en) * 1992-07-09 1994-05-10 Rockwell International Corporation High power tuning device using layered varactors
JP2860272B2 (ja) * 1995-06-23 1999-02-24 東光株式会社 可変容量ダイオード装置およびその製造方法
DE19631389A1 (de) * 1995-08-29 1997-03-06 Hewlett Packard Co Monolithischer spannungsvariabler Kondensator
JP2001250962A (ja) * 2000-03-07 2001-09-14 Toko Inc ダイオード

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6173342A (ja) * 1984-09-19 1986-04-15 Hitachi Ltd 電子部品

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1292755B (de) * 1964-03-26 1969-04-17 Siemens Ag Verfahren zum serienmaessigen Sockeln und Gehaeuseeinbau von Halbleiterbauelementen
US3374537A (en) * 1965-03-22 1968-03-26 Philco Ford Corp Method of connecting leads to a semiconductive device
US3893147A (en) * 1973-09-05 1975-07-01 Westinghouse Electric Corp Multistate varactor
US4023053A (en) * 1974-12-16 1977-05-10 Tokyo Shibaura Electric Co., Ltd. Variable capacity diode device
JPS57103366A (en) * 1980-12-18 1982-06-26 Clarion Co Ltd Variable-capacitance device
GB2104725B (en) * 1981-07-17 1986-04-09 Clarion Co Ltd Variable capacitance device
US5017950A (en) * 1989-01-19 1991-05-21 Toko, Inc. Variable-capacitance diode element having wide capacitance variation range

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6173342A (ja) * 1984-09-19 1986-04-15 Hitachi Ltd 電子部品

Also Published As

Publication number Publication date
US5220193A (en) 1993-06-15
JP2824329B2 (ja) 1998-11-11

Similar Documents

Publication Publication Date Title
US3787252A (en) Connection means for semiconductor components and integrated circuits
JP3786434B2 (ja) 集積回路
US3566214A (en) Integrated circuit having a plurality of circuit element regions and conducting layers extending on both of the opposed common major surfaces of said circuit element regions
JPH04152577A (ja) 可変容量ダイオード装置
US3408542A (en) Semiconductor chopper amplifier with twin emitters
US3221215A (en) Device comprising a plurality of electrical components
JPH01146352A (ja) 能動及び受動素子を絶縁ポケット内に含み、各素子とそれを含むポケットの間での破壊電圧よりも高い電圧において動作する集積構造
JPH01222624A (ja) モノリシック過電圧保護集合体
JPH0578194B2 (ja)
US4646125A (en) Semiconductor device including Darlington connections
US4388632A (en) Signal limiting integrated circuit
JPS5928056B2 (ja) 半導体集積回路の製造方法
JP2910456B2 (ja) マスタースライス方式集積回路装置
JPH02260561A (ja) 半導体装置
JPH0629466A (ja) 半導体集積回路
JPH0411751A (ja) 誘電体分離型半導体装置
JPH1084081A (ja) 半導体装置及びその製造方法
JPS62122280A (ja) 半導体素子
JPS62177978A (ja) 半導体装置
JPS58143565A (ja) 半導体回路配線体
JPH0655269U (ja) 半導体装置
JPS606097B2 (ja) 半導体装置の製造方法
JPS6240757A (ja) 半導体装置
JPH05326568A (ja) 化合物半導体集積回路
JPS6058652A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080904

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090904

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090904

Year of fee payment: 11

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090904

Year of fee payment: 11

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100904

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees