JPH0380357B2 - - Google Patents

Info

Publication number
JPH0380357B2
JPH0380357B2 JP60163475A JP16347585A JPH0380357B2 JP H0380357 B2 JPH0380357 B2 JP H0380357B2 JP 60163475 A JP60163475 A JP 60163475A JP 16347585 A JP16347585 A JP 16347585A JP H0380357 B2 JPH0380357 B2 JP H0380357B2
Authority
JP
Japan
Prior art keywords
pad
chip carrier
length
electrode
printed wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60163475A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6224691A (ja
Inventor
Norio Yabe
Hiroshi Murase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16347585A priority Critical patent/JPS6224691A/ja
Publication of JPS6224691A publication Critical patent/JPS6224691A/ja
Publication of JPH0380357B2 publication Critical patent/JPH0380357B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
JP16347585A 1985-07-24 1985-07-24 チツプキヤリアの実装方法 Granted JPS6224691A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16347585A JPS6224691A (ja) 1985-07-24 1985-07-24 チツプキヤリアの実装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16347585A JPS6224691A (ja) 1985-07-24 1985-07-24 チツプキヤリアの実装方法

Publications (2)

Publication Number Publication Date
JPS6224691A JPS6224691A (ja) 1987-02-02
JPH0380357B2 true JPH0380357B2 (enrdf_load_stackoverflow) 1991-12-24

Family

ID=15774577

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16347585A Granted JPS6224691A (ja) 1985-07-24 1985-07-24 チツプキヤリアの実装方法

Country Status (1)

Country Link
JP (1) JPS6224691A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006147723A (ja) * 2004-11-17 2006-06-08 Sharp Corp 半導体素子用の電気回路基板

Also Published As

Publication number Publication date
JPS6224691A (ja) 1987-02-02

Similar Documents

Publication Publication Date Title
US5367435A (en) Electronic package structure and method of making same
KR0157284B1 (ko) 솔더 볼 장착홈을 갖는 인쇄 회로 기판과 이를 사용한 볼 그리드 어레이 패키지
US5278724A (en) Electronic package and method of making same
US5561328A (en) Photo-definable template for semiconductor chip alignment
US7019221B1 (en) Printed wiring board
JPH0767002B2 (ja) 回路パッケージ構造
KR20020065045A (ko) 확장 패드들을 포함하는 반도체 칩 패키지
US6410861B1 (en) Low profile interconnect structure
JP3016910B2 (ja) 半導体モジュール構造
JPH05259372A (ja) ハイブリッドｉｃ
JPH0380357B2 (enrdf_load_stackoverflow)
JP2905299B2 (ja) 放熱構造および放熱板の実装方法
JPH0438522Y2 (enrdf_load_stackoverflow)
JP2901955B1 (ja) 回路基板、基板実装方法及び回路アセンブリ
EP0343379A2 (en) Thin film package for mixed bonding of a chip
KR19990002341A (ko) 이형칩부품 혼재실장용 인쇄회로기판 및 그 제조방법
JPH0645763A (ja) 印刷配線板
JPH02114595A (ja) チップ部品の実装方法
JPH0810192Y2 (ja) 半導体の実装構造
JPS634690A (ja) 厚膜混成集積回路基板
US20050094383A1 (en) Substrate for use in forming electronic package
JP2003068920A (ja) 配線基板
JP2004327912A (ja) 半導体パッケージおよび半導体装置
JP3170033B2 (ja) 電子回路装置
JPH06318666A (ja) セラミックパッケージ