JPH0370480U - - Google Patents
Info
- Publication number
- JPH0370480U JPH0370480U JP13148689U JP13148689U JPH0370480U JP H0370480 U JPH0370480 U JP H0370480U JP 13148689 U JP13148689 U JP 13148689U JP 13148689 U JP13148689 U JP 13148689U JP H0370480 U JPH0370480 U JP H0370480U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- waveform
- storage unit
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 7
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Landscapes
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
Description
第１図は本考案に係るビデオ信号発生器の一実
施例を示す構成図、第２図及び第４図は記憶部の
構成を示す図、第３図は記憶部に格納する波形デ
ータを説明する図、第５図及び第６図は動作を説
明する為の図、第７図は効果を説明するための図
、第８図はビデオ信号の波形図、第９図は従来の
ビデオ信号発生器の構成図である。
１……クロツク発生部、２……カウンタ、４，
８……ＤＡ変換部、６……ラインカウンタ、７…
…パターン発生部、１０……コントローラ、１２
……記憶部、１５……シフトレジスタ、１６……
レジスタ。
FIG. 1 is a block diagram showing an embodiment of a video signal generator according to the present invention, FIGS. 2 and 4 are diagrams showing the structure of a storage section, and FIG. 3 explains waveform data stored in the storage section. 5 and 6 are diagrams for explaining the operation, Figure 7 is a diagram for explaining the effect, Figure 8 is a waveform diagram of the video signal, and Figure 9 is a diagram for conventional video signal generation. It is a block diagram of a container. 1...Clock generator, 2...Counter, 4,
8...DA converter, 6... Line counter, 7...
...Pattern generation section, 10...Controller, 12
...Storage section, 15...Shift register, 16...
register.
Claims (1)
格納されている記憶部と、 クロツク信号が入力され、前記記憶部に格納さ
れた波形データを順次読み出す為のアドレス信号
を発生するカウンタと、 この記憶部の出力をアナログ信号に変換して第
１の波形信号を得るＤＡ変換部と、 前記カウンタのカウントアツプ出力が入力され
るラインカウンタと、 このラインカウンタのカウント値が入力され、
１水平走査期間のビデオ信号を発生するパターン
発生部と、 このパターン発生部の出力をアナログ信号に変
換して第２の波形信号を得るＤＡ変換部と、 前記カウントアツプパルスをクロツク信号でシ
フトするシフトレジスタと、 このシフトレジスタの出力で前記ラインカウン
タの出力を保持するレジスタとを有し、 このレジスタの出力で前記記憶部の複数の領域
の１つを選択すると共に、前記シフトレジスタの
段数を前記第１の波形信号と第２の波形信号の時
間差を補償するように設定し、かつ前記記憶部に
格納する波形データを前記時間差を補償するだけ
その位相をずらして格納するようにしたことを特
徴とするビデオ信号発生器。[Claims for Utility Model Registration] A storage unit that is divided into a plurality of areas and stores waveform data in each area, and an address for inputting a clock signal and sequentially reading out the waveform data stored in the storage unit. a counter that generates a signal; a DA converter that converts the output of the storage unit into an analog signal to obtain a first waveform signal; a line counter to which the count-up output of the counter is input; and a count of the line counter. The value is entered and
a pattern generation section that generates a video signal for one horizontal scanning period; a DA conversion section that converts the output of the pattern generation section into an analog signal to obtain a second waveform signal; and a DA conversion section that shifts the count-up pulse using a clock signal. It has a shift register and a register that holds the output of the line counter with the output of this shift register, and the output of this register selects one of the plurality of areas of the storage section and also controls the number of stages of the shift register. The time difference between the first waveform signal and the second waveform signal is set to be compensated for, and the waveform data stored in the storage unit is stored with the phase thereof shifted by an amount that compensates for the time difference. Features video signal generator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13148689U JP2501815Y2 (en) | 1989-11-10 | 1989-11-10 | Video signal generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13148689U JP2501815Y2 (en) | 1989-11-10 | 1989-11-10 | Video signal generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0370480U true JPH0370480U (en) | 1991-07-15 |
| JP2501815Y2 JP2501815Y2 (en) | 1996-06-19 |
Family
ID=31678991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13148689U Expired - Lifetime JP2501815Y2 (en) | 1989-11-10 | 1989-11-10 | Video signal generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2501815Y2 (en) |
-
1989
- 1989-11-10 JP JP13148689U patent/JP2501815Y2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2501815Y2 (en) | 1996-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0370480U (en) | ||
| JPH0172628U (en) | ||
| JP3235676B2 (en) | Arbitrary waveform generator | |
| JPS6355931B2 (en) | ||
| JPH0625107Y2 (en) | Video signal generator | |
| JPH03107829U (en) | ||
| JPS6349594U (en) | ||
| JPH0447767U (en) | ||
| JPS595903B2 (en) | display device | |
| JPS62133473U (en) | ||
| JPH0419031U (en) | ||
| JPS62183233U (en) | ||
| JP2536669Y2 (en) | Synchronous signal pattern generation circuit | |
| JPH0746972Y2 (en) | Arbitrary waveform generator | |
| JPS6045513U (en) | Sine wave generation circuit | |
| JPH0745780Y2 (en) | Signal generation circuit | |
| JPS63163067U (en) | ||
| JPH032280U (en) | ||
| JPH02118374U (en) | ||
| JPH0436318U (en) | ||
| JPS62201844U (en) | ||
| JPH05175847A (en) | Parallel a/d converter | |
| JPH0365379U (en) | ||
| JPS6291266U (en) | ||
| JPH0394833U (en) |