JPH0365683B2 - - Google Patents
Info
- Publication number
- JPH0365683B2 JPH0365683B2 JP9900382A JP9900382A JPH0365683B2 JP H0365683 B2 JPH0365683 B2 JP H0365683B2 JP 9900382 A JP9900382 A JP 9900382A JP 9900382 A JP9900382 A JP 9900382A JP H0365683 B2 JPH0365683 B2 JP H0365683B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- arithmetic
- unit time
- address
- storage means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 125000004122 cyclic group Chemical group 0.000 description 7
- 238000010977 unit operation Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 101100087530 Caenorhabditis elegans rom-1 gene Proteins 0.000 description 4
- 101100305983 Mus musculus Rom1 gene Proteins 0.000 description 4
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 description 3
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 description 3
- 102100031584 Cell division cycle-associated 7-like protein Human genes 0.000 description 2
- 101000777638 Homo sapiens Cell division cycle-associated 7-like protein Proteins 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9900382A JPS58214948A (ja) | 1982-06-09 | 1982-06-09 | パイプライン演算装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9900382A JPS58214948A (ja) | 1982-06-09 | 1982-06-09 | パイプライン演算装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58214948A JPS58214948A (ja) | 1983-12-14 |
| JPH0365683B2 true JPH0365683B2 (sv) | 1991-10-14 |
Family
ID=14234824
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9900382A Granted JPS58214948A (ja) | 1982-06-09 | 1982-06-09 | パイプライン演算装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58214948A (sv) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4794517A (en) * | 1985-04-15 | 1988-12-27 | International Business Machines Corporation | Three phased pipelined signal processor |
| JPH0748636B2 (ja) * | 1987-10-13 | 1995-05-24 | 沖電気工業株式会社 | 演算装置 |
-
1982
- 1982-06-09 JP JP9900382A patent/JPS58214948A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58214948A (ja) | 1983-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6027964A (ja) | メモリアクセス制御回路 | |
| JPS6214133B2 (sv) | ||
| CA2070668C (en) | Address processor for a signal processor | |
| US4939684A (en) | Simplified processor for digital filter applications | |
| WO1990001743A1 (en) | Apparatus and method for flexible control of digital signal processing devices | |
| JPH0365683B2 (sv) | ||
| JPS6137654B2 (sv) | ||
| US3109090A (en) | Variable increment computer | |
| JPS5834037B2 (ja) | アドレス計算装置 | |
| JPH0331005B2 (sv) | ||
| JPS59178544A (ja) | メモリアクセス回路 | |
| JP3024156B2 (ja) | 可変長データメモリインタフェース回路 | |
| EP0114203A2 (en) | An image processor | |
| JPS58151644A (ja) | デイジタル演算装置 | |
| JPS6260755B2 (sv) | ||
| JPS63136710A (ja) | デイジタル信号処理回路 | |
| JP2960595B2 (ja) | ディジタル信号プロセッサ | |
| JPS60129853A (ja) | アドレス発生装置 | |
| JP3047411B2 (ja) | ネットワーク構成データ処理装置の重み更新量保持方式 | |
| JPS5813012A (ja) | ディジタル信号処理回路 | |
| JP2674747B2 (ja) | シグナル・プロセツサ | |
| US4530070A (en) | Magnetic bubble memory device | |
| JPS58147223A (ja) | デイジタルフイルタ | |
| JPS6058503B2 (ja) | デ−タ処理制御方式 | |
| JPS6337412B2 (sv) |