JPH036352U - - Google Patents
Info
- Publication number
- JPH036352U JPH036352U JP6719789U JP6719789U JPH036352U JP H036352 U JPH036352 U JP H036352U JP 6719789 U JP6719789 U JP 6719789U JP 6719789 U JP6719789 U JP 6719789U JP H036352 U JPH036352 U JP H036352U
- Authority
- JP
- Japan
- Prior art keywords
- data
- clock signal
- logical operation
- holding means
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims description 8
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Dc Digital Transmission (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Description
第１図は本考案の第１実施例であるデータ伝送
装置１１のブロツク図、第２図はデータ伝送装置
１１の動作を説明するためのタイミングチヤート
、第３図は本考案の第２実施例を示すブロツク図
、第４図は差動符号化の原理を説明するためのブ
ロツク図、第５図は従来のデータ伝送装置の構成
を示すブロツク図、第６図は従来のデータ伝送装
置の動作を説明するためのタイミングチヤートで
ある。
１１……データ伝送装置、１２……通信制御部
、１３……差動符号回路、１６……送信データバ
ツフア、１７……クロツク発生回路、１８……論
理演算回路、１９……フリツプフロツプ、２０…
…遅延回路。
FIG. 1 is a block diagram of a data transmission device 11 which is a first embodiment of the present invention, FIG. 2 is a timing chart for explaining the operation of the data transmission device 11, and FIG. 3 is a second embodiment of the present invention. 4 is a block diagram for explaining the principle of differential encoding. FIG. 5 is a block diagram showing the configuration of a conventional data transmission device. FIG. 6 is a block diagram showing the operation of a conventional data transmission device. This is a timing chart to explain. DESCRIPTION OF SYMBOLS 11...Data transmission device, 12...Communication control unit, 13...Differential code circuit, 16...Transmission data buffer, 17...Clock generation circuit, 18...Logic operation circuit, 19...Flip-flop, 20...
...Delay circuit.
Claims (1)
ツク信号発生手段と、 伝送すべきデータを、前記クロツク信号に同期
して出力するデータ出力手段とを含む伝送制御手
段と、 前記クロツク信号に応答し、クロツク信号入力
時のデータを次のクロツク信号が入力されるまで
の期間、保持して出力するデータ保持手段と、 データ出力手段からのデータとデータ保持手段
からのデータとに予め定める論理演算を行う論理
演算手段と、 論理演算手段の出力データを予め定める期間、
遅延してデータ保持手段に与える遅延手段とを含
むことを特徴とするデータ伝送装置。[Claims for Utility Model Registration] Transmission control means including: clock signal generation means for generating a clock signal with a predetermined cycle; and data output means for outputting data to be transmitted in synchronization with the clock signal; Data holding means responds to a clock signal and holds and outputs the data at the time of input of the clock signal until the next clock signal is input, and the data from the data output means and the data from the data holding means. a logical operation means for performing a predetermined logical operation; and a predetermined period of time for output data of the logical operation means;
1. A data transmission device comprising: delay means for delaying and applying the data to the data holding means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989067197U JPH0735475Y2 (en) | 1989-06-07 | 1989-06-07 | Data transmission equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989067197U JPH0735475Y2 (en) | 1989-06-07 | 1989-06-07 | Data transmission equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH036352U true JPH036352U (en) | 1991-01-22 |
| JPH0735475Y2 JPH0735475Y2 (en) | 1995-08-09 |
Family
ID=31600558
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989067197U Expired - Lifetime JPH0735475Y2 (en) | 1989-06-07 | 1989-06-07 | Data transmission equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0735475Y2 (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51117861A (en) * | 1975-04-09 | 1976-10-16 | Nec Corp | Differential phase demodulator |
| JPS63152250A (en) * | 1986-12-17 | 1988-06-24 | Hitachi Ltd | Digital signal transmission system |
-
1989
- 1989-06-07 JP JP1989067197U patent/JPH0735475Y2/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51117861A (en) * | 1975-04-09 | 1976-10-16 | Nec Corp | Differential phase demodulator |
| JPS63152250A (en) * | 1986-12-17 | 1988-06-24 | Hitachi Ltd | Digital signal transmission system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0735475Y2 (en) | 1995-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW351787B (en) | Memory subsystem capable of high speed data transfer | |
| JPH036352U (en) | ||
| JPS558166A (en) | Data transmission system | |
| JPS5861540U (en) | Serial-parallel conversion circuit | |
| JPS6122356Y2 (en) | ||
| JPH0191954U (en) | ||
| JPS617151U (en) | synchronization circuit | |
| JPS6137542U (en) | microprocessor device | |
| JPS6057225U (en) | Digital signal input circuit | |
| JPS59121955U (en) | Data sampling signal generation circuit | |
| JPS62203521U (en) | ||
| JPH01172730U (en) | ||
| JPS60170857U (en) | Asynchronous signal receiver | |
| JPH01169825U (en) | ||
| JPH02118341U (en) | ||
| JPS63113300U (en) | ||
| JPH01147541U (en) | ||
| JPS6079834U (en) | Clock pulse detection circuit | |
| JPS61128840U (en) | ||
| JPH02103926U (en) | ||
| JPS60174947U (en) | input/output control device | |
| JPS61160556U (en) | ||
| JPS59192741U (en) | CMI code clock extraction circuit | |
| JPH0326191U (en) | ||
| JPH0431847U (en) |