JPH0358197B2 - - Google Patents

Info

Publication number
JPH0358197B2
JPH0358197B2 JP57229348A JP22934882A JPH0358197B2 JP H0358197 B2 JPH0358197 B2 JP H0358197B2 JP 57229348 A JP57229348 A JP 57229348A JP 22934882 A JP22934882 A JP 22934882A JP H0358197 B2 JPH0358197 B2 JP H0358197B2
Authority
JP
Japan
Prior art keywords
wiring pattern
conductive
circuit element
conductive paint
paint
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57229348A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59119891A (ja
Inventor
Masanori Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seikosha KK
Original Assignee
Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seikosha KK filed Critical Seikosha KK
Priority to JP22934882A priority Critical patent/JPS59119891A/ja
Publication of JPS59119891A publication Critical patent/JPS59119891A/ja
Publication of JPH0358197B2 publication Critical patent/JPH0358197B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
JP22934882A 1982-12-27 1982-12-27 回路素子の固定方法 Granted JPS59119891A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22934882A JPS59119891A (ja) 1982-12-27 1982-12-27 回路素子の固定方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22934882A JPS59119891A (ja) 1982-12-27 1982-12-27 回路素子の固定方法

Publications (2)

Publication Number Publication Date
JPS59119891A JPS59119891A (ja) 1984-07-11
JPH0358197B2 true JPH0358197B2 (ko) 1991-09-04

Family

ID=16890751

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22934882A Granted JPS59119891A (ja) 1982-12-27 1982-12-27 回路素子の固定方法

Country Status (1)

Country Link
JP (1) JPS59119891A (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03167890A (ja) * 1989-11-28 1991-07-19 Fujitsu Ltd プリント配線板ユニットの形成方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4843162A (ko) * 1971-10-02 1973-06-22

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4858945U (ko) * 1971-11-09 1973-07-26

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4843162A (ko) * 1971-10-02 1973-06-22

Also Published As

Publication number Publication date
JPS59119891A (ja) 1984-07-11

Similar Documents

Publication Publication Date Title
JPH0358197B2 (ko)
JPS596861U (ja) 配線基板
JPH021915Y2 (ko)
JPH0352234B2 (ko)
JPS63142889A (ja) 印刷配線板
KR950001266B1 (ko) 알루미늄 회로기판의 제조방법 및 그 회로기판
JPH07142821A (ja) プリント配線板
JPH0410753B2 (ko)
JPS58115885A (ja) 配線基板の製造方法
JPH03255698A (ja) プリント配線板とその製造方法
JPS5882596A (ja) 印刷配線基板
JPS5849653Y2 (ja) プリント配線板
JPS58158443U (ja) 混成集積回路基板
JPS59119794A (ja) 混成厚膜集積回路
JPS6464292A (en) Manufacture of printed board
JPS54104564A (en) Method of producing printed circuit board having electronic component elements on internal layer
JPH0555421A (ja) 混成集積回路装置
JPH021779Y2 (ko)
JPS6096868U (ja) プリント配線板
WO1979000860A1 (en) Ceramic condenser and method of manufacturing the same
JPH04313294A (ja) プリント配線板のハンダ付け方法
JPH01316994A (ja) プリント配線板のソルダーレジスト用印刷インク
JPH0832210A (ja) プリント配線基板の半田ランド形成方法
JPH04154190A (ja) チップ部品の実装方法
JPS6272199A (ja) ハイブリツド基板における回路形成方法