JPH0355917B2 - - Google Patents
Info
- Publication number
- JPH0355917B2 JPH0355917B2 JP56161311A JP16131181A JPH0355917B2 JP H0355917 B2 JPH0355917 B2 JP H0355917B2 JP 56161311 A JP56161311 A JP 56161311A JP 16131181 A JP16131181 A JP 16131181A JP H0355917 B2 JPH0355917 B2 JP H0355917B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- gate circuit
- circuit
- inverter
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
Landscapes
- Shift Register Type Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56161311A JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56161311A JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5862896A JPS5862896A (ja) | 1983-04-14 |
JPH0355917B2 true JPH0355917B2 (enrdf_load_stackoverflow) | 1991-08-26 |
Family
ID=15732683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56161311A Granted JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5862896A (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS531444A (en) * | 1976-06-28 | 1978-01-09 | Toshiba Corp | Four phase clock pulse generator |
-
1981
- 1981-10-09 JP JP56161311A patent/JPS5862896A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5862896A (ja) | 1983-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5892372A (en) | Creating inversions in ripple domino logic | |
JPS6216478B2 (enrdf_load_stackoverflow) | ||
JPH0817182A (ja) | 論理データ入力ラッチ回路 | |
US5394450A (en) | Circuit for performing arithmetic operations | |
KR950012058B1 (ko) | 레지스터 제어 회로 | |
JP2001237675A (ja) | D−ff回路 | |
JP2530070B2 (ja) | 加算器 | |
US4387294A (en) | Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu | |
JPH04214299A (ja) | シフトレジスタ | |
EP0442116A2 (en) | Pipeline method and apparatus | |
JPH1173775A (ja) | 半導体記憶装置の出力回路 | |
JPH0355917B2 (enrdf_load_stackoverflow) | ||
US3523252A (en) | Transfer-storage stages for shift registers and like arrangements | |
US5844423A (en) | Half-full flag generator for synchronous FIFOs | |
JPS5920196B2 (ja) | 双方向性シフトレジスタ | |
US5598552A (en) | Error free data transfers | |
JPH0795018A (ja) | パルス幅延長回路 | |
JPH07135449A (ja) | フリップフロップ回路 | |
JPS622485B2 (enrdf_load_stackoverflow) | ||
JPS63211914A (ja) | マスタスレ−ブ型フリツプフロツプ回路 | |
JPH0749680Y2 (ja) | シフトレジスタの駆動回路 | |
JP3084856B2 (ja) | 双方向バッファ回路 | |
JPS6137718B2 (enrdf_load_stackoverflow) | ||
JP3246472B2 (ja) | 半導体集積回路 | |
JP2745507B2 (ja) | マイクロコンピユータ |