JPS5862896A - シフトレジスタ回路 - Google Patents
シフトレジスタ回路Info
- Publication number
- JPS5862896A JPS5862896A JP56161311A JP16131181A JPS5862896A JP S5862896 A JPS5862896 A JP S5862896A JP 56161311 A JP56161311 A JP 56161311A JP 16131181 A JP16131181 A JP 16131181A JP S5862896 A JPS5862896 A JP S5862896A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- output
- shift register
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 claims abstract 2
- 238000007493 shaping process Methods 0.000 claims description 7
- 230000007257 malfunction Effects 0.000 abstract description 6
- 230000000630 rising effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000002411 adverse Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
Landscapes
- Shift Register Type Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56161311A JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56161311A JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5862896A true JPS5862896A (ja) | 1983-04-14 |
JPH0355917B2 JPH0355917B2 (enrdf_load_stackoverflow) | 1991-08-26 |
Family
ID=15732683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56161311A Granted JPS5862896A (ja) | 1981-10-09 | 1981-10-09 | シフトレジスタ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5862896A (enrdf_load_stackoverflow) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS531444A (en) * | 1976-06-28 | 1978-01-09 | Toshiba Corp | Four phase clock pulse generator |
-
1981
- 1981-10-09 JP JP56161311A patent/JPS5862896A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS531444A (en) * | 1976-06-28 | 1978-01-09 | Toshiba Corp | Four phase clock pulse generator |
Also Published As
Publication number | Publication date |
---|---|
JPH0355917B2 (enrdf_load_stackoverflow) | 1991-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4070630A (en) | Data transfer synchronizing circuit | |
CN1005367B (zh) | 相位同步系统 | |
JPH0556085A (ja) | インターフエイス回路 | |
US4409671A (en) | Data processor having single clock pin | |
JPH0611132B2 (ja) | 同期回路 | |
KR950012058B1 (ko) | 레지스터 제어 회로 | |
JPH0198313A (ja) | 同期化回路 | |
JPS5862896A (ja) | シフトレジスタ回路 | |
JPH057738B2 (enrdf_load_stackoverflow) | ||
EP1237318A2 (en) | A latch control for crossing clock domains | |
US4789959A (en) | Delay circuit for a real time clock | |
JP3488812B2 (ja) | データ伝送路 | |
US5598552A (en) | Error free data transfers | |
KR100239437B1 (ko) | 직렬 통신 인터페이스 | |
JP3216880B2 (ja) | Dラッチ回路 | |
JP2000353939A (ja) | クロック信号同期式フリップフロップ回路 | |
JPS62258514A (ja) | フリツプフロツプ回路 | |
JP2001119278A (ja) | ノイズ除去回路 | |
JPH0225539B2 (enrdf_load_stackoverflow) | ||
JPH02280263A (ja) | マイクロプロセッサ | |
JPH04186913A (ja) | エッジ検出回路 | |
JPH0210418A (ja) | 同期化論理回路 | |
JPS6022542B2 (ja) | 同期化回路 | |
JPH1075276A (ja) | データ転送装置 | |
JPS63254827A (ja) | デコ−ド回路 |