JPH0351331B2 - - Google Patents
Info
- Publication number
- JPH0351331B2 JPH0351331B2 JP60001818A JP181885A JPH0351331B2 JP H0351331 B2 JPH0351331 B2 JP H0351331B2 JP 60001818 A JP60001818 A JP 60001818A JP 181885 A JP181885 A JP 181885A JP H0351331 B2 JPH0351331 B2 JP H0351331B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- bistable circuit
- supplied
- signal
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60001818A JPS61161013A (ja) | 1985-01-08 | 1985-01-08 | 同期パルス発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60001818A JPS61161013A (ja) | 1985-01-08 | 1985-01-08 | 同期パルス発生回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61161013A JPS61161013A (ja) | 1986-07-21 |
JPH0351331B2 true JPH0351331B2 (en:Method) | 1991-08-06 |
Family
ID=11512142
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60001818A Granted JPS61161013A (ja) | 1985-01-08 | 1985-01-08 | 同期パルス発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61161013A (en:Method) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5410212B2 (en:Method) * | 1973-08-22 | 1979-05-02 | ||
JPS5325346A (en) * | 1976-08-20 | 1978-03-09 | Matsushita Electric Ind Co Ltd | Digital delay circuit |
JPS57201319A (en) * | 1981-06-04 | 1982-12-09 | Matsushita Electric Ind Co Ltd | Synchronizing pulse generating circuit |
-
1985
- 1985-01-08 JP JP60001818A patent/JPS61161013A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61161013A (ja) | 1986-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2050191B1 (en) | Pulse counter with clock edge recovery | |
US4412342A (en) | Clock synchronization system | |
US4366394A (en) | Divide by three clock divider with symmetrical output | |
US4870299A (en) | Dynamic switching circuit for multiple asynchronous clock sources | |
US5233638A (en) | Timer input control circuit and counter control circuit | |
US5315183A (en) | Synchronous phase detector circuit | |
JPH0351331B2 (en:Method) | ||
JP3019422B2 (ja) | 位相比較器 | |
JPH0219650B2 (en:Method) | ||
JPS61140221A (ja) | タイミング発生回路 | |
JPS6329301Y2 (en:Method) | ||
JPH035946Y2 (en:Method) | ||
JPS6260310A (ja) | 同期信号発生方式 | |
JPS6128426Y2 (en:Method) | ||
JP2564105Y2 (ja) | パルス生成器 | |
JPH0113656B2 (en:Method) | ||
JP3031206B2 (ja) | 分周回路 | |
JPH0158895B2 (en:Method) | ||
JPS6359017A (ja) | パルス発生回路 | |
JPS6398213A (ja) | パワ−オンリセツト回路 | |
JPH0318773B2 (en:Method) | ||
JPH0222912A (ja) | フリップフロップ回路 | |
JPH0233211B2 (ja) | Parusukeisusochi | |
JPH03218119A (ja) | カウント回路 | |
JPH0251298B2 (en:Method) |