JPH0340416B2 - - Google Patents

Info

Publication number
JPH0340416B2
JPH0340416B2 JP59201018A JP20101884A JPH0340416B2 JP H0340416 B2 JPH0340416 B2 JP H0340416B2 JP 59201018 A JP59201018 A JP 59201018A JP 20101884 A JP20101884 A JP 20101884A JP H0340416 B2 JPH0340416 B2 JP H0340416B2
Authority
JP
Japan
Prior art keywords
interrupt
input
output
priority
activation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59201018A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6180346A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59201018A priority Critical patent/JPS6180346A/ja
Publication of JPS6180346A publication Critical patent/JPS6180346A/ja
Publication of JPH0340416B2 publication Critical patent/JPH0340416B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP59201018A 1984-09-26 1984-09-26 入出力制御装置 Granted JPS6180346A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59201018A JPS6180346A (ja) 1984-09-26 1984-09-26 入出力制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59201018A JPS6180346A (ja) 1984-09-26 1984-09-26 入出力制御装置

Publications (2)

Publication Number Publication Date
JPS6180346A JPS6180346A (ja) 1986-04-23
JPH0340416B2 true JPH0340416B2 (enExample) 1991-06-18

Family

ID=16434103

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59201018A Granted JPS6180346A (ja) 1984-09-26 1984-09-26 入出力制御装置

Country Status (1)

Country Link
JP (1) JPS6180346A (enExample)

Also Published As

Publication number Publication date
JPS6180346A (ja) 1986-04-23

Similar Documents

Publication Publication Date Title
JPS6156542B2 (enExample)
EP0501655B1 (en) Reducing power consumption in a digital processor
JPH0650493B2 (ja) データ処理装置
JPS60159941A (ja) 多重レベル優先順位マイクロ割込みコントローラ
AU603876B2 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
JPH01214939A (ja) シングルチップマイクロコンピュータ
JPS6180346A (ja) 入出力制御装置
JPS60181934A (ja) タスク優先度制御方式
JPH01137359A (ja) プロセッサの制御方法
JPS5916054A (ja) マイクロ・プロセツサ
JPH06324861A (ja) Ｃｐｕ制御システム及び制御方法
JPH01184546A (ja) シングルチップマイクロコンピュータ
JPS6136850A (ja) 入出力割込通知方式
JP2581327B2 (ja) 仮想計算機の入出力割込み処理方式
JPH01279328A (ja) 入出力エミュレート機構
JPS6290729A (ja) 仮想計算機システム制御方式
JPS6143369A (ja) マルチプロセツサシステム
JPH02311903A (ja) プログラマブルコントローラ
JPH064306A (ja) 割り込み処理の分割方法
JPH03116335A (ja) 非特権ｃｐｕから特権ｃｐｕヘの乗り移り方式
JPH0778091A (ja) マルチタスク管理方法
JPH087686B2 (ja) 優先順位設定機能付き割込みコントローラ装置
JPS6269323A (ja) 事象処理方式
JPH02282855A (ja) Ｄｍａ転送制御方法
JPS62266639A (ja) 入出力用デバイスのインタフエ−ス装置