JPH0339438B2 - - Google Patents

Info

Publication number
JPH0339438B2
JPH0339438B2 JP5385584A JP5385584A JPH0339438B2 JP H0339438 B2 JPH0339438 B2 JP H0339438B2 JP 5385584 A JP5385584 A JP 5385584A JP 5385584 A JP5385584 A JP 5385584A JP H0339438 B2 JPH0339438 B2 JP H0339438B2
Authority
JP
Japan
Prior art keywords
time switch
time
frame
switch memory
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5385584A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60197093A (ja
Inventor
Hatsuo Murata
Susumu Ueno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP5385584A priority Critical patent/JPS60197093A/ja
Publication of JPS60197093A publication Critical patent/JPS60197093A/ja
Publication of JPH0339438B2 publication Critical patent/JPH0339438B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP5385584A 1984-03-21 1984-03-21 エラステイツクバツフア兼用時間スイツチ Granted JPS60197093A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5385584A JPS60197093A (ja) 1984-03-21 1984-03-21 エラステイツクバツフア兼用時間スイツチ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5385584A JPS60197093A (ja) 1984-03-21 1984-03-21 エラステイツクバツフア兼用時間スイツチ

Publications (2)

Publication Number Publication Date
JPS60197093A JPS60197093A (ja) 1985-10-05
JPH0339438B2 true JPH0339438B2 (enrdf_load_stackoverflow) 1991-06-13

Family

ID=12954382

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5385584A Granted JPS60197093A (ja) 1984-03-21 1984-03-21 エラステイツクバツフア兼用時間スイツチ

Country Status (1)

Country Link
JP (1) JPS60197093A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0789678B2 (ja) * 1986-06-05 1995-09-27 日本電信電話株式会社 時分割通話路
JP2874375B2 (ja) * 1991-04-11 1999-03-24 日本電気株式会社 ダブルバッファ形エラスティック・ストア

Also Published As

Publication number Publication date
JPS60197093A (ja) 1985-10-05

Similar Documents

Publication Publication Date Title
EP0147500A2 (en) Semiconductor memory device
KR930017342A (ko) 디지탈 데이타 처리 장치
JPH0259521B2 (enrdf_load_stackoverflow)
JPS6364674A (ja) 信号処理装置
JPH0339438B2 (enrdf_load_stackoverflow)
JPS5633769A (en) Control method for writing to buffer memory device
US5043825A (en) Intermediate picture field storage system for slow motion playback of video tape recording
SU1481854A1 (ru) Динамическое запоминающее устройство
SU1665385A1 (ru) Устройство дл вычислени преобразовани Фурье-Галуа
SU1246140A1 (ru) Запоминающее устройство с коррекцией программы
SU1474739A1 (ru) Динамическое запоминающее устройство
JP3158561B2 (ja) データ処理装置
SU1285453A1 (ru) Двухканальное устройство дл ввода информации
SU1714684A1 (ru) Буферное запоминающее устройство
SU849299A1 (ru) Запоминающее устройство
SU1472928A1 (ru) Устройство дл коррекции двухградационных изображений при воздействии шумов
SU1035825A1 (ru) Устройство дл передачи дискретной информации
SU1069000A1 (ru) Запоминающее устройство
JPS6236933A (ja) フレ−ム位相補正回路
KR100284564B1 (ko) 데이터 처리 속도 변환방법
SU630645A1 (ru) Буферное запомнающее устройство
SU1501156A1 (ru) Устройство дл управлени динамической пам тью
SU1765849A1 (ru) Буферное запоминающее устройство
SU1388951A1 (ru) Буферное запоминающее устройство
SU1394213A1 (ru) Устройство дл программируемой задержки информации