JPH0338614B2 - - Google Patents

Info

Publication number
JPH0338614B2
JPH0338614B2 JP24683884A JP24683884A JPH0338614B2 JP H0338614 B2 JPH0338614 B2 JP H0338614B2 JP 24683884 A JP24683884 A JP 24683884A JP 24683884 A JP24683884 A JP 24683884A JP H0338614 B2 JPH0338614 B2 JP H0338614B2
Authority
JP
Japan
Prior art keywords
channel
subchannel
channel path
path
chc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP24683884A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61125666A (ja
Inventor
Tetsuji Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP24683884A priority Critical patent/JPS61125666A/ja
Publication of JPS61125666A publication Critical patent/JPS61125666A/ja
Publication of JPH0338614B2 publication Critical patent/JPH0338614B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP24683884A 1984-11-21 1984-11-21 チャネルパス選択方法 Granted JPS61125666A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24683884A JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24683884A JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Publications (2)

Publication Number Publication Date
JPS61125666A JPS61125666A (ja) 1986-06-13
JPH0338614B2 true JPH0338614B2 (cg-RX-API-DMAC7.html) 1991-06-11

Family

ID=17154446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24683884A Granted JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Country Status (1)

Country Link
JP (1) JPS61125666A (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4849468A (en) * 1985-06-19 1989-07-18 Toyoda Gosei Co., Ltd. Adhesive compositions
JP2570301B2 (ja) * 1987-07-03 1997-01-08 日本電気株式会社 情報処理装置

Also Published As

Publication number Publication date
JPS61125666A (ja) 1986-06-13

Similar Documents

Publication Publication Date Title
EP0199053B1 (en) Input/output control system
US5530897A (en) System for dynamic association of a variable number of device addresses with input/output devices to allow increased concurrent requests for access to the input/output devices
US6247064B1 (en) Enqueue instruction in a system architecture for improved message passing and process synchronization
JP2977688B2 (ja) マルチプロセッシング装置、方法、及びこれらに使用するプロセッサ
US5446915A (en) Parallel processing system virtual connection method and apparatus with protection and flow control
JP2931490B2 (ja) 並列処理方式
JPH0364890B2 (cg-RX-API-DMAC7.html)
JPH06195293A (ja) コンピュータ・システム
JPS62500961A (ja) 待行列管理法とその装置
JPH06187297A (ja) データ転送処理方法及びデータ転送処理装置
US7818478B2 (en) Input/Output completion system for a data processing platform
US4639862A (en) Computer system
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
JPH0338614B2 (cg-RX-API-DMAC7.html)
JPS6364133A (ja) 情報処理システム
JP3517417B2 (ja) データ転送装置
JPH01237745A (ja) チャネルパス選択方式
JP3456820B2 (ja) 情報処理装置
JPH07234845A (ja) 並列計算機における入出力用セルおよび並列計算機システム
JP2502406B2 (ja) 記憶制御方式およびデ―タ処理装置
JP3424644B2 (ja) プロセッサ間通信の方法
JPH056333A (ja) マルチプロセサシステム
JP3013993B2 (ja) ベクトル処理方式
JP2742245B2 (ja) 並列計算機
JPH08297646A (ja) 並列計算機

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term