JPS61125666A - チャネルパス選択方法 - Google Patents

チャネルパス選択方法

Info

Publication number
JPS61125666A
JPS61125666A JP24683884A JP24683884A JPS61125666A JP S61125666 A JPS61125666 A JP S61125666A JP 24683884 A JP24683884 A JP 24683884A JP 24683884 A JP24683884 A JP 24683884A JP S61125666 A JPS61125666 A JP S61125666A
Authority
JP
Japan
Prior art keywords
channel
path
channel path
subchannel
chc15
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24683884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0338614B2 (cg-RX-API-DMAC7.html
Inventor
Tetsuji Ogawa
小川　哲二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP24683884A priority Critical patent/JPS61125666A/ja
Publication of JPS61125666A publication Critical patent/JPS61125666A/ja
Publication of JPH0338614B2 publication Critical patent/JPH0338614B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP24683884A 1984-11-21 1984-11-21 チャネルパス選択方法 Granted JPS61125666A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24683884A JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24683884A JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Publications (2)

Publication Number Publication Date
JPS61125666A true JPS61125666A (ja) 1986-06-13
JPH0338614B2 JPH0338614B2 (cg-RX-API-DMAC7.html) 1991-06-11

Family

ID=17154446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24683884A Granted JPS61125666A (ja) 1984-11-21 1984-11-21 チャネルパス選択方法

Country Status (1)

Country Link
JP (1) JPS61125666A (cg-RX-API-DMAC7.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6410368A (en) * 1987-07-03 1989-01-13 Nec Corp Information processing unit
US4849468A (en) * 1985-06-19 1989-07-18 Toyoda Gosei Co., Ltd. Adhesive compositions

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4849468A (en) * 1985-06-19 1989-07-18 Toyoda Gosei Co., Ltd. Adhesive compositions
JPS6410368A (en) * 1987-07-03 1989-01-13 Nec Corp Information processing unit

Also Published As

Publication number Publication date
JPH0338614B2 (cg-RX-API-DMAC7.html) 1991-06-11

Similar Documents

Publication Publication Date Title
US6185638B1 (en) Method and system for dynamically assigning addresses to an input/output device
CN100405332C (zh) 便利无环境主机干预下的可分页模式虚拟环境存储管理
US4272819A (en) Inter-subsystem direct transfer system
US5530897A (en) System for dynamic association of a variable number of device addresses with input/output devices to allow increased concurrent requests for access to the input/output devices
US4396984A (en) Peripheral systems employing multipathing, path and access grouping
US5845129A (en) Protection domains in a single address space
US6167459A (en) System for reassigning alias addresses to an input/output device
EP0031484A2 (en) Data transmission within distributed data processing apparatus
EP0069862A2 (en) Page storage control methods and means
EP0563623A2 (en) Communicating messages between processors and a coupling facility
JPS621053A (ja) 入出力制御システム
JPH06195293A (ja) コンピュータ・システム
EP0327852A2 (en) Information handling system
WO1997036236A2 (en) Operating system for use with protection domains in a single address space
US8972989B2 (en) Computer system having a virtualization mechanism that executes a judgment upon receiving a request for activation of a virtual computer
JP2005321959A (ja) 情報処理装置、情報処理装置の制御方法、及びプログラム
US7818478B2 (en) Input/Output completion system for a data processing platform
US6874040B2 (en) Employing a data mover to communicate between dynamically selected zones of a central processing complex
EP2087430B1 (en) Lock manager rotation in a multiprocessor storage area network
JPS61125666A (ja) チャネルパス選択方法
US7882283B2 (en) Virtualization support in a multiprocessor storage area network
US20080127198A1 (en) Fine granularity exchange level load balancing in a multiprocessor storage area network
US20010007114A1 (en) Control apparatus and control method
JPH01214939A (ja) シングルチップマイクロコンピュータ
JPH01237745A (ja) チャネルパス選択方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term