JPH0336290B2 - - Google Patents

Info

Publication number
JPH0336290B2
JPH0336290B2 JP7345684A JP7345684A JPH0336290B2 JP H0336290 B2 JPH0336290 B2 JP H0336290B2 JP 7345684 A JP7345684 A JP 7345684A JP 7345684 A JP7345684 A JP 7345684A JP H0336290 B2 JPH0336290 B2 JP H0336290B2
Authority
JP
Japan
Prior art keywords
mask
pattern
wafer
key pattern
alignment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP7345684A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60217629A (ja
Inventor
Takeshi Takanori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP59073456A priority Critical patent/JPS60217629A/ja
Publication of JPS60217629A publication Critical patent/JPS60217629A/ja
Publication of JPH0336290B2 publication Critical patent/JPH0336290B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7073—Alignment marks and their environment
    • G03F9/7076—Mark details, e.g. phase grating mark, temporary mark

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
JP59073456A 1984-04-12 1984-04-12 半導体装置の製造方法 Granted JPS60217629A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59073456A JPS60217629A (ja) 1984-04-12 1984-04-12 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59073456A JPS60217629A (ja) 1984-04-12 1984-04-12 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS60217629A JPS60217629A (ja) 1985-10-31
JPH0336290B2 true JPH0336290B2 (OSRAM) 1991-05-31

Family

ID=13518759

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59073456A Granted JPS60217629A (ja) 1984-04-12 1984-04-12 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS60217629A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2595962B2 (ja) * 1987-04-21 1997-04-02 セイコーエプソン株式会社 半導体装置

Also Published As

Publication number Publication date
JPS60217629A (ja) 1985-10-31

Similar Documents

Publication Publication Date Title
US7821142B2 (en) Intermediate semiconductor device structures
EP0405585A2 (en) A method of manufacturing a semiconductor device
KR19980025511A (ko) 스티칭 노광 공정에 사용되는 마스크
EP0779556B1 (en) Method of fabricating a semiconductor device
JPH0336290B2 (OSRAM)
JPH0795543B2 (ja) エツチング方法
JPS5944827A (ja) 半導体装置の製造方法
US5338397A (en) Method of forming a semiconductor device
JP2975871B2 (ja) 合わせマークの位置ずれ検査方法
JPH07321015A (ja) 半導体装置の製造方法
JPS61270823A (ja) 半導体装置の製造方法
KR0169226B1 (ko) 반도체장치의 패드부 형성방법
JPH07161618A (ja) アライメントマーク及びそれを備えたフォトマスク
JPS607120A (ja) 半導体基板の位置決め方法
KR100307222B1 (ko) 마스크 프레임
JPS62147729A (ja) 半導体装置の製造方法
KR20020002652A (ko) 반도체 소자의 마스크 제조방법
JPH0582487A (ja) エツチングマスクの形成方法
JPS60194457A (ja) ホトマスク
JPH06283416A (ja) 半導体装置の製造方法
JPS59161033A (ja) フオトマスク
JPS6329541A (ja) 半導体装置の製造方法
JPS59202632A (ja) フオトマスク
JPS623944B2 (OSRAM)
JPH02114624A (ja) 半導体装置の製造方法