JPH0333074Y2 - - Google Patents
Info
- Publication number
- JPH0333074Y2 JPH0333074Y2 JP1985163691U JP16369185U JPH0333074Y2 JP H0333074 Y2 JPH0333074 Y2 JP H0333074Y2 JP 1985163691 U JP1985163691 U JP 1985163691U JP 16369185 U JP16369185 U JP 16369185U JP H0333074 Y2 JPH0333074 Y2 JP H0333074Y2
- Authority
- JP
- Japan
- Prior art keywords
- heat sink
- chip
- substrate
- semiconductor package
- heat
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985163691U JPH0333074Y2 (cs) | 1985-10-24 | 1985-10-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985163691U JPH0333074Y2 (cs) | 1985-10-24 | 1985-10-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6273551U JPS6273551U (cs) | 1987-05-11 |
| JPH0333074Y2 true JPH0333074Y2 (cs) | 1991-07-12 |
Family
ID=31092127
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1985163691U Expired JPH0333074Y2 (cs) | 1985-10-24 | 1985-10-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0333074Y2 (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6308780B2 (ja) * | 2013-12-27 | 2018-04-11 | 三菱電機株式会社 | パワーモジュール |
-
1985
- 1985-10-24 JP JP1985163691U patent/JPH0333074Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6273551U (cs) | 1987-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6876069B2 (en) | Ground plane for exposed package | |
| US5777847A (en) | Multichip module having a cover wtih support pillar | |
| US5598031A (en) | Electrically and thermally enhanced package using a separate silicon substrate | |
| KR100269528B1 (ko) | 고성능 멀티 칩 모듈 패키지 | |
| JPS629649A (ja) | 半導体用パツケ−ジ | |
| JP2001110926A (ja) | フリップチップパッケージ | |
| JPH02276264A (ja) | ヒートシンク付セラミックパッケージ | |
| JPH0333074Y2 (cs) | ||
| JP2958380B2 (ja) | 半導体装置 | |
| JP2682307B2 (ja) | 半導体集積回路の実装方法 | |
| JPH07112029B2 (ja) | 電子部品冷却装置 | |
| JPH05206320A (ja) | マルチチップモジュール | |
| JPS6161449A (ja) | マルチチップ集積回路パッケ−ジ | |
| JP2961976B2 (ja) | ヒートシンク付半導体パッケージ | |
| JPS60226149A (ja) | ヒ−トシンク付セラミツクパツケ−ジ | |
| JP2718203B2 (ja) | ヒートシンク付セラミックパッケージ | |
| JPH09139444A (ja) | 樹脂封止型半導体装置 | |
| JPH07235633A (ja) | マルチチップモジュール | |
| JPH0521665A (ja) | ヒートシンク付半導体パツケージ | |
| JPH04269855A (ja) | ヒートシンク付半導体パッケージ | |
| JPH01308057A (ja) | マルチチップ・パッケージ | |
| JPH04267547A (ja) | ヒートシンク付半導体パッケージ | |
| JPS61125142A (ja) | 電子装置 | |
| JPS60226148A (ja) | ヒ−トシンク付セラミツクパツケ−ジ | |
| JPH06125037A (ja) | 半導体装置 |