JPH0322112B2 - - Google Patents

Info

Publication number
JPH0322112B2
JPH0322112B2 JP59235949A JP23594984A JPH0322112B2 JP H0322112 B2 JPH0322112 B2 JP H0322112B2 JP 59235949 A JP59235949 A JP 59235949A JP 23594984 A JP23594984 A JP 23594984A JP H0322112 B2 JPH0322112 B2 JP H0322112B2
Authority
JP
Japan
Prior art keywords
digital data
bits
bit sequence
block
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59235949A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61116443A (ja
Inventor
Sakae Ookubo
Naoki Takegawa
Tooru Yasuda
Tooru Amano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP59235949A priority Critical patent/JPS61116443A/ja
Priority to US06/796,094 priority patent/US4688233A/en
Priority to CA000494911A priority patent/CA1239711A/en
Priority to AU49489/85A priority patent/AU573045B2/en
Priority to GB08527597A priority patent/GB2167275B/en
Publication of JPS61116443A publication Critical patent/JPS61116443A/ja
Publication of JPH0322112B2 publication Critical patent/JPH0322112B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59235949A 1984-11-10 1984-11-10 デイジタルデ−タ伝送用スタツフビツト插入方式 Granted JPS61116443A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP59235949A JPS61116443A (ja) 1984-11-10 1984-11-10 デイジタルデ−タ伝送用スタツフビツト插入方式
US06/796,094 US4688233A (en) 1984-11-10 1985-11-07 Digital data transmitting device for communication paths of restricted and unrestricted transmission characteristics
CA000494911A CA1239711A (en) 1984-11-10 1985-11-08 Digital data transmitting device for communication paths of restricted and unrestricted transmission characteristics
AU49489/85A AU573045B2 (en) 1984-11-10 1985-11-08 Digital data transmitting device
GB08527597A GB2167275B (en) 1984-11-10 1985-11-08 Digital data transmitting device for communication paths of restricted and unrestricted transmission characteristics

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59235949A JPS61116443A (ja) 1984-11-10 1984-11-10 デイジタルデ−タ伝送用スタツフビツト插入方式

Publications (2)

Publication Number Publication Date
JPS61116443A JPS61116443A (ja) 1986-06-03
JPH0322112B2 true JPH0322112B2 (enExample) 1991-03-26

Family

ID=16993599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59235949A Granted JPS61116443A (ja) 1984-11-10 1984-11-10 デイジタルデ−タ伝送用スタツフビツト插入方式

Country Status (1)

Country Link
JP (1) JPS61116443A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4724386B2 (ja) * 2004-06-21 2011-07-13 富士通株式会社 スタッフ同期制御装置、中継装置、データ中継システムおよびスタッフ同期制御方法

Also Published As

Publication number Publication date
JPS61116443A (ja) 1986-06-03

Similar Documents

Publication Publication Date Title
CA1151260A (en) Digital data transmission system
US4398290A (en) Process and apparatus for digital data communication using packet switching
EP0372458B1 (en) Synchronous multiplex transmission apparatus
EP0735709B1 (en) Synchronizing circuit for use in a digital audio signal compressing/expanding system
US5220582A (en) Optical bus transmission method and transmitting-side encoder and receiving-side decoder therefor
JPH0322112B2 (enExample)
US6438175B1 (en) Data transmission method and apparatus
US5107495A (en) Frame synchronization system
GB2131656A (en) Dc cancellation in ternary-coded data systems
JPH07123247B2 (ja) デイジタルデ−タ伝送方法
JP3010634B2 (ja) フレーム同期多重処理方式
JP2658927B2 (ja) 多重伝送方法およびその装置
JP2616408B2 (ja) ポインタ付替回路
JPH0253339A (ja) 擬似同期防止方式
KR920001548B1 (ko) 북미방식 표준 프레임 구조를 갖는 디지탈 통신망의 채널 데이타 송수신 장치 및 방법
JPS63169840A (ja) フレ−ム同期装置
JP3868047B2 (ja) バッファ回路
JP3978898B2 (ja) マルチフレーム同期検出方法及び装置
JP3106962B2 (ja) データ伝送経路の識別情報生成システム
JPH06209311A (ja) フレーム同期方法及び伝送装置
JPS62200837A (ja) フレーム同期検出装置
JPH01226236A (ja) 調歩データ伝送方式
JPH0317423B2 (enExample)
JPS6316934B2 (enExample)
JPS62186635A (ja) 伝送制御方法