JPH0317221B2 - - Google Patents

Info

Publication number
JPH0317221B2
JPH0317221B2 JP59171076A JP17107684A JPH0317221B2 JP H0317221 B2 JPH0317221 B2 JP H0317221B2 JP 59171076 A JP59171076 A JP 59171076A JP 17107684 A JP17107684 A JP 17107684A JP H0317221 B2 JPH0317221 B2 JP H0317221B2
Authority
JP
Japan
Prior art keywords
circuit board
semiconductor element
heat sink
view
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59171076A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6149444A (ja
Inventor
Kenji Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59171076A priority Critical patent/JPS6149444A/ja
Publication of JPS6149444A publication Critical patent/JPS6149444A/ja
Publication of JPH0317221B2 publication Critical patent/JPH0317221B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00—Arrangements for thermal protection or thermal control
    • H10W40/10—Arrangements for heating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/737—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a laterally-adjacent lead frame, conducting package substrate or heat sink

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP59171076A 1984-08-17 1984-08-17 半導体素子の実装方法 Granted JPS6149444A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59171076A JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59171076A JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Publications (2)

Publication Number Publication Date
JPS6149444A JPS6149444A (ja) 1986-03-11
JPH0317221B2 true JPH0317221B2 (enExample) 1991-03-07

Family

ID=15916567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59171076A Granted JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Country Status (1)

Country Link
JP (1) JPS6149444A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0463758A1 (en) * 1990-06-22 1992-01-02 Digital Equipment Corporation Hollow chip package and method of manufacture

Also Published As

Publication number Publication date
JPS6149444A (ja) 1986-03-11

Similar Documents

Publication Publication Date Title
JPH04229643A (ja) 高周波パワ−半導体デバイスおよびその製造方法
JP3099382B2 (ja) 小型発振器
JPH0317221B2 (enExample)
US4297722A (en) Ceramic package for semiconductor devices having metalized lead patterns formed like a floating island
JPH0311923Y2 (enExample)
JPS6271301A (ja) マイクロ波集積回路装置
JPS62134957A (ja) 半導体装置
JPS58148510A (ja) 印刷基板上に於けるリ−ド端子の形成方法
JPH04296103A (ja) 高周波半導体混成集積回路装置
JPH01143502A (ja) マイクロ波集積回路
JPS63200602A (ja) マイクロ波集積回路の回路基板
JPS62108577A (ja) 混成集積回路
JPS5844636Y2 (ja) 混成集積回路装置
JPS5840339B2 (ja) 高周波トランジスタ
JP2766361B2 (ja) 半導体装置
JPH0714949A (ja) 半導体モジュール
JP3316556B2 (ja) 圧電共振子
JP3328455B2 (ja) 多重モード水晶振動子
JPH0126108Y2 (enExample)
JPS5929377Y2 (ja) 高周波高出力トランジスタ装置
JPS6236314Y2 (enExample)
JPH06177500A (ja) フレキシブル配線板
JPS607488Y2 (ja) 半導体装置
JP2533277Y2 (ja) チップキャパシタの接地構造
KR950003074Y1 (ko) 트랜지스터(tr)의 알루미늄 와이어 본드패드(bond pad) 구조