JPH0316778B2 - - Google Patents

Info

Publication number
JPH0316778B2
JPH0316778B2 JP61116441A JP11644186A JPH0316778B2 JP H0316778 B2 JPH0316778 B2 JP H0316778B2 JP 61116441 A JP61116441 A JP 61116441A JP 11644186 A JP11644186 A JP 11644186A JP H0316778 B2 JPH0316778 B2 JP H0316778B2
Authority
JP
Japan
Prior art keywords
lead frame
terminal holder
semiconductor chip
lead
wires
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61116441A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62272547A (ja
Inventor
Akihiro Kubota
Michihide Kawato
Masao Kobayashi
Makoto Abe
Kenichi Ishimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61116441A priority Critical patent/JPS62272547A/ja
Publication of JPS62272547A publication Critical patent/JPS62272547A/ja
Publication of JPH0316778B2 publication Critical patent/JPH0316778B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP61116441A 1986-05-20 1986-05-20 ワイヤボンデイング方法 Granted JPS62272547A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61116441A JPS62272547A (ja) 1986-05-20 1986-05-20 ワイヤボンデイング方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61116441A JPS62272547A (ja) 1986-05-20 1986-05-20 ワイヤボンデイング方法

Publications (2)

Publication Number Publication Date
JPS62272547A JPS62272547A (ja) 1987-11-26
JPH0316778B2 true JPH0316778B2 (enrdf_load_stackoverflow) 1991-03-06

Family

ID=14687182

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61116441A Granted JPS62272547A (ja) 1986-05-20 1986-05-20 ワイヤボンデイング方法

Country Status (1)

Country Link
JP (1) JPS62272547A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS62272547A (ja) 1987-11-26

Similar Documents

Publication Publication Date Title
US5021865A (en) Lead frame for semiconductor device
JP3205235B2 (ja) リードフレーム、樹脂封止型半導体装置、その製造方法及び該製造方法で用いる半導体装置製造用金型
EP0350833B1 (en) Integrated circuit package structure
US4797726A (en) Lead frame including deformable plates
US5637913A (en) Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5375320A (en) Method of forming "J" leads on a semiconductor device
TW200427043A (en) Ground-enhancing semiconductor package and lead frame
JPH04280664A (ja) 半導体装置用リードフレーム
JP2520860B2 (ja) 半導体チップをパッケ―ジングするにあたって同一平面上を曲線状に延びるリ―ドフレ―ムのリ―ドを階段状に曲げる方法
JP2000223639A (ja) 半導体パッケージボディの反りを防止するためのリードフレーム構造
JPH07161876A (ja) 半導体集積回路装置およびその製造方法ならびにその製造に用いるモールド金型
JPH01161743A (ja) 半導体装置
JPH0316778B2 (enrdf_load_stackoverflow)
JP2746224B2 (ja) 半導体装置およびその製造方法
US5142450A (en) Non-contact lead design and package
US11538740B2 (en) Leads for semiconductor package
US5359223A (en) Lead frame used for semiconductor integrated circuits and method of tape carrier bonding of lead frames
US5202289A (en) Method of plastically deforming a semiconductor device lead frame in preparation for ultrasonic bonding
JPS6352451A (ja) レジン封止型半導体装置
JPH0332048A (ja) 半導体装置
JPH05190750A (ja) 半導体装置
JP3664566B2 (ja) 半導体装置およびその製造方法
JP3293757B2 (ja) 半導体装置製造用リードフレーム組立体の製造方法
JP2003243599A (ja) リードフレーム及び半導体装置
KR0184447B1 (ko) 본딩테이프의 구조

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees