JPH03166821A - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPH03166821A
JPH03166821A JP1306972A JP30697289A JPH03166821A JP H03166821 A JPH03166821 A JP H03166821A JP 1306972 A JP1306972 A JP 1306972A JP 30697289 A JP30697289 A JP 30697289A JP H03166821 A JPH03166821 A JP H03166821A
Authority
JP
Japan
Prior art keywords
ecl
circuit
level
output
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1306972A
Other languages
English (en)
Japanese (ja)
Inventor
Yoshihiro Tsuru
津留　義裕
Takashi Kuraishi
倉石　孝
Fumiaki Matsuzaki
文昭 松崎
Takaharu Morishige
森重　隆春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP1306972A priority Critical patent/JPH03166821A/ja
Priority to EP19900122572 priority patent/EP0430147A3/en
Priority to KR1019900019167A priority patent/KR910010873A/ko
Priority to US07/618,691 priority patent/US5132573A/en
Publication of JPH03166821A publication Critical patent/JPH03166821A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • H01L27/11898—Input and output buffer/driver structures

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP1306972A 1989-11-27 1989-11-27 半導体集積回路装置 Pending JPH03166821A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP1306972A JPH03166821A (ja) 1989-11-27 1989-11-27 半導体集積回路装置
EP19900122572 EP0430147A3 (en) 1989-11-27 1990-11-26 Semiconductor gate array device compatible with ecl signals and/or ttl signals
KR1019900019167A KR910010873A (ko) 1989-11-27 1990-11-26 반도체 집적회로장치
US07/618,691 US5132573A (en) 1989-11-27 1990-11-27 Semiconductor gate array device compatible with ecl signals and/or ttl signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1306972A JPH03166821A (ja) 1989-11-27 1989-11-27 半導体集積回路装置

Publications (1)

Publication Number Publication Date
JPH03166821A true JPH03166821A (ja) 1991-07-18

Family

ID=17963482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1306972A Pending JPH03166821A (ja) 1989-11-27 1989-11-27 半導体集積回路装置

Country Status (4)

Country Link
US (1) US5132573A (de)
EP (1) EP0430147A3 (de)
JP (1) JPH03166821A (de)
KR (1) KR910010873A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07131330A (ja) * 1993-11-02 1995-05-19 Nec Corp 半導体集積回路

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0379121A (ja) * 1989-08-23 1991-04-04 Hitachi Ltd 半導体集積回路装置
US5254887A (en) * 1991-06-27 1993-10-19 Nec Corporation ECL to BiCMIS level converter
JP2917626B2 (ja) * 1991-11-20 1999-07-12 日本電気株式会社 半導体集積回路装置
JPH05191263A (ja) * 1992-01-16 1993-07-30 Nec Corp 半導体回路
US5428305A (en) * 1992-04-29 1995-06-27 Hughes Aircraft Company Differential logic level translator circuit with dual output logic levels selectable by power connector options
US5343094A (en) * 1993-01-13 1994-08-30 National Semiconductor Corporation Low noise logic amplifier with nondifferential to differential conversion
US5970255A (en) 1995-10-16 1999-10-19 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
US5920729A (en) * 1996-04-30 1999-07-06 Vtc Inc. Apparatus for providing pair of complementary outputs with first and subcircuits to convert non-complementary and complementary inputs to first and second pair of complementary output
IT1292096B1 (it) * 1997-06-05 1999-01-25 Sgs Thomson Microelectronics Circuito convertitore da logica bipolare a logica cmos a elevata velocita'
GB2343069B (en) * 1998-06-30 2003-11-05 Sgs Thomson Microelectronics An on-chip higher-to-lower voltage input stage
US6271679B1 (en) 1999-03-24 2001-08-07 Altera Corporation I/O cell configuration for multiple I/O standards
US6836151B1 (en) * 1999-03-24 2004-12-28 Altera Corporation I/O cell configuration for multiple I/O standards
US7705655B2 (en) * 2006-09-18 2010-04-27 Micrel, Inc. Input buffer circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812346A (ja) * 1981-07-15 1983-01-24 Nec Corp 半導体集積回路
JPS5961046A (ja) * 1982-09-30 1984-04-07 Fujitsu Ltd 集積回路装置
US4527079A (en) * 1983-11-01 1985-07-02 Advanced Micro Devices, Inc. Integrated circuit device accepting inputs and providing outputs at the levels of different logic families
JPS6119226A (ja) * 1984-07-05 1986-01-28 Hitachi Ltd レベル変換回路
US4670673A (en) * 1985-02-19 1987-06-02 Advanced Micro Devices, Inc. Multilevel differential ECL/CML gate circuit
US4636665A (en) * 1985-12-02 1987-01-13 Motorola, Inc. BIMOS memory sense amplifier
US4849659A (en) * 1987-12-15 1989-07-18 North American Philips Corporation, Signetics Division Emitter-coupled logic circuit with three-state capability
US4945265A (en) * 1989-07-13 1990-07-31 National Semiconductor Corporation ECL/CML pseudo-rail circuit, cutoff driver circuit, and latch circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07131330A (ja) * 1993-11-02 1995-05-19 Nec Corp 半導体集積回路

Also Published As

Publication number Publication date
KR910010873A (ko) 1991-06-29
US5132573A (en) 1992-07-21
EP0430147A2 (de) 1991-06-05
EP0430147A3 (en) 1992-11-19

Similar Documents

Publication Publication Date Title
US4645951A (en) Semiconductor integrated circuit having a C-MOS internal logic block and an output buffer for providing ECL level signals
JPH03166821A (ja) 半導体集積回路装置
US4703203A (en) BICMOS logic having three state output
US5900745A (en) Semiconductor device including input buffer circuit capable of amplifying input signal with low amplitude in high speed and under low current consumption
JPS639225A (ja) バイポ−ラｍｏｓ論理ゲ−ト
US5214317A (en) CMOS to ECL translator with incorporated latch
US4725982A (en) Tri-state buffer circuit
EP0068883B1 (de) Niveauumsetzungsschaltung
US4943740A (en) Ultra fast logic
US5075579A (en) Level shift circuit for achieving a high-speed processing and an improved output current capability
US5371421A (en) Low power BiMOS amplifier and ECL-CMOS level converter
US5280204A (en) ECI compatible CMOS off-chip driver using feedback to set output levels
US4977338A (en) High speed bipolar-MOS logic circuit including a series coupled arrangement of a bipolar transistor and a logic block having a MOSFET
US4704544A (en) Complementary current mirror logic
US4900954A (en) Mixed CML/ECL macro circuitry
JPH0284815A (ja) 半導体集積回路装置
US5124591A (en) Low power push pull driver
JPH04206570A (ja) Ｅｃｌ信号又はｔｔｌ信号とコンパチブルな半導体ゲートアレイ装置
KR930015344A (ko) 상보형 금속산화물 반도체(cmos) 데이타 경로를 지니며 바이폴라전류증폭 기능을 갖는 바이폴라-상보형 금속산화물 반도체(bicmos)출력 버퍼회로
JP2855796B2 (ja) 半導体出力回路
KR940007955B1 (ko) Bicmos 구동회로
JP2753247B2 (ja) 半導体集積回路装置
RU2097914C1 (ru) Преобразователь уровня эсл-кмоп
JP2546398B2 (ja) レベル変換回路
KR940007954B1 (ko) BiCMOS 구동회로