JPH03124245U - - Google Patents
Info
- Publication number
- JPH03124245U JPH03124245U JP3305690U JP3305690U JPH03124245U JP H03124245 U JPH03124245 U JP H03124245U JP 3305690 U JP3305690 U JP 3305690U JP 3305690 U JP3305690 U JP 3305690U JP H03124245 U JPH03124245 U JP H03124245U
- Authority
- JP
- Japan
- Prior art keywords
- dynamic
- port section
- data
- logical operation
- section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 3
- 230000006870 function Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Image Input (AREA)
- Image Generation (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3305690U JPH03124245U (de) | 1990-03-29 | 1990-03-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3305690U JPH03124245U (de) | 1990-03-29 | 1990-03-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03124245U true JPH03124245U (de) | 1991-12-17 |
Family
ID=31536416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3305690U Pending JPH03124245U (de) | 1990-03-29 | 1990-03-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03124245U (de) |
-
1990
- 1990-03-29 JP JP3305690U patent/JPH03124245U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5942396B2 (ja) | 半導体メモリ装置 | |
US6301185B1 (en) | Random access memory with divided memory banks and data read/write architecture therefor | |
JPH1031886A (ja) | ランダムアクセスメモリ | |
US5523979A (en) | Semiconductor memory device for block access applications | |
JPH0816882B2 (ja) | 半導体記憶装置 | |
JPS6227476B2 (de) | ||
JP4032102B2 (ja) | ランダム・アクセス・メモリに対するマルチビット・ブロック書込み | |
JPH0419896A (ja) | ダイナミックメモリのリフレッシュ方法 | |
JPH03124245U (de) | ||
JPS6146916B2 (de) | ||
US5363337A (en) | Integrated circuit memory with variable addressing of memory cells | |
JPH0792997B2 (ja) | 半導体記憶装置 | |
JPS58155597A (ja) | 半導体メモリの書き込み制御方式 | |
JPH081745B2 (ja) | シリアルアクセスメモリ | |
JPS6116098A (ja) | 半導体ダイナミツクメモリ装置 | |
JPH0454098U (de) | ||
JPS6452198U (de) | ||
JPS62188093A (ja) | 半導体記憶装置 | |
JPS632197A (ja) | 半導体記憶装置 | |
JP2511941B2 (ja) | 半導体記憶装置 | |
JPH03124398U (de) | ||
JPH07211058A (ja) | 半導体記憶装置 | |
JPH0235400U (de) | ||
JPH04153984A (ja) | ダイナミックメモリの制御方法 | |
JPS62125447A (ja) | インタリ−ブ機能を有するメモリ |