JPH0311891Y2 - - Google Patents
Info
- Publication number
- JPH0311891Y2 JPH0311891Y2 JP1984187855U JP18785584U JPH0311891Y2 JP H0311891 Y2 JPH0311891 Y2 JP H0311891Y2 JP 1984187855 U JP1984187855 U JP 1984187855U JP 18785584 U JP18785584 U JP 18785584U JP H0311891 Y2 JPH0311891 Y2 JP H0311891Y2
- Authority
- JP
- Japan
- Prior art keywords
- package
- shape
- lead terminal
- heat sink
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984187855U JPH0311891Y2 (enExample) | 1984-12-11 | 1984-12-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984187855U JPH0311891Y2 (enExample) | 1984-12-11 | 1984-12-11 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61102049U JPS61102049U (enExample) | 1986-06-28 |
| JPH0311891Y2 true JPH0311891Y2 (enExample) | 1991-03-20 |
Family
ID=30745325
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984187855U Expired JPH0311891Y2 (enExample) | 1984-12-11 | 1984-12-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0311891Y2 (enExample) |
-
1984
- 1984-12-11 JP JP1984187855U patent/JPH0311891Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61102049U (enExample) | 1986-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100214549B1 (ko) | 버텀리드 반도체 패키지 | |
| US5065281A (en) | Molded integrated circuit package incorporating heat sink | |
| JPS63128736A (ja) | 半導体素子 | |
| JPH03102862A (ja) | 半導体装置 | |
| JPS6042620B2 (ja) | 半導体装置の封止体 | |
| JP2003318360A5 (enExample) | ||
| JPH0311891Y2 (enExample) | ||
| JP3628058B2 (ja) | 樹脂封止型半導体装置 | |
| KR930017154A (ko) | 반도체 패키지 | |
| KR19990024255U (ko) | 적층형 볼 그리드 어레이 패키지 | |
| US6291893B1 (en) | Power semiconductor device for “flip-chip” connections | |
| JP2000196005A (ja) | 半導体装置 | |
| JPS634652A (ja) | 半導体装置 | |
| KR100260996B1 (ko) | 리드프레임을 이용한 어레이형 반도체패키지 및 그 제조 방법 | |
| JP3113560B2 (ja) | リードフレームおよびこれを用いた半導体装置 | |
| JP2690248B2 (ja) | 表面実装型半導体装置 | |
| JPS645893Y2 (enExample) | ||
| JPS61144834A (ja) | 樹脂封止型半導体装置 | |
| JPH04168753A (ja) | 半導体装置 | |
| KR0124827Y1 (ko) | 기판실장형 반도체 패키지 | |
| JPH06103731B2 (ja) | 半導体パッケ−ジ | |
| KR200172710Y1 (ko) | 칩 크기의 패키지 | |
| JPS635240Y2 (enExample) | ||
| JPH03105957A (ja) | 半導体集積回路装置 | |
| JPH07106470A (ja) | 半導体装置 |