JPH0311129B2 - - Google Patents

Info

Publication number
JPH0311129B2
JPH0311129B2 JP56155175A JP15517581A JPH0311129B2 JP H0311129 B2 JPH0311129 B2 JP H0311129B2 JP 56155175 A JP56155175 A JP 56155175A JP 15517581 A JP15517581 A JP 15517581A JP H0311129 B2 JPH0311129 B2 JP H0311129B2
Authority
JP
Japan
Prior art keywords
voltage
source
fet
gate
normally
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56155175A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5856531A (ja
Inventor
Shoichi Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56155175A priority Critical patent/JPS5856531A/ja
Priority to DE8282108934T priority patent/DE3276988D1/de
Priority to EP82108934A priority patent/EP0075915B1/en
Priority to US06/427,725 priority patent/US4491747A/en
Publication of JPS5856531A publication Critical patent/JPS5856531A/ja
Publication of JPH0311129B2 publication Critical patent/JPH0311129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP56155175A 1981-09-30 1981-09-30 論理回路 Granted JPS5856531A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP56155175A JPS5856531A (ja) 1981-09-30 1981-09-30 論理回路
DE8282108934T DE3276988D1 (en) 1981-09-30 1982-09-27 Logic circuit operable by a single power voltage
EP82108934A EP0075915B1 (en) 1981-09-30 1982-09-27 Logic circuit operable by a single power voltage
US06/427,725 US4491747A (en) 1981-09-30 1982-09-29 Logic circuit using depletion mode field effect switching transistors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56155175A JPS5856531A (ja) 1981-09-30 1981-09-30 論理回路

Publications (2)

Publication Number Publication Date
JPS5856531A JPS5856531A (ja) 1983-04-04
JPH0311129B2 true JPH0311129B2 (ko) 1991-02-15

Family

ID=15600129

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56155175A Granted JPS5856531A (ja) 1981-09-30 1981-09-30 論理回路

Country Status (1)

Country Link
JP (1) JPS5856531A (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6030640U (ja) * 1983-08-08 1985-03-01 沖電気工業株式会社 ディジタル論理回路
JPS61131617A (ja) * 1984-11-30 1986-06-19 Toshiba Corp Ｍｏｓ型半導体装置
JPS6297427A (ja) * 1985-08-09 1987-05-06 Sumitomo Electric Ind Ltd 半導体装置
EP2264900B1 (en) * 2009-06-17 2014-07-30 Epcos AG Low-current inverter circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50149244A (ko) * 1974-04-08 1975-11-29

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50149244A (ko) * 1974-04-08 1975-11-29

Also Published As

Publication number Publication date
JPS5856531A (ja) 1983-04-04

Similar Documents

Publication Publication Date Title
US4491747A (en) Logic circuit using depletion mode field effect switching transistors
JP2559032B2 (ja) 差動増幅回路
US4713559A (en) Multiple input and multiple output or/and circuit
US4395645A (en) Mosfet logic inverter buffer circuit for integrated circuits
EP0562719B1 (en) An integrated circuit device made by compound semiconductor
JPH066205A (ja) 低電力、雑音排除ｔｔｌ・ｃｍｏｓ入力バッファ
US4885480A (en) Source follower field-effect logic gate (SFFL) suitable for III-V technologies
JPH0311129B2 (ko)
US5909128A (en) FETs logic circuit
JPH0752837B2 (ja) 論理回路
EP0207429A2 (en) Input circuit for FET logic
US5852382A (en) Three-state CMOS output buffer circuit
EP0448269A2 (en) Interface circuit provided between a compound semiconductor logic circuit and a bipolar transistor circuit
US20120112801A1 (en) Low-Current Input Buffer
JP2545712B2 (ja) ガリウム砒素半導体集積回路
JP2655912B2 (ja) 半導体集積回路
JPS61125224A (ja) 半導体回路装置
EP0473248A1 (en) Semiconductor integrated circuit
JP2743729B2 (ja) Ｅｃｌレベル出力回路およびｅｃｌ／ｄｃｆｌレベル変換入力回路ならびに半導体集積回路装置
JP2655913B2 (ja) Ｆｅｔ半導体集積回路
US6049226A (en) Level converter
US5357154A (en) Level converter circuit for converting ECL-level input signals
JPH1098367A (ja) 半導体論理回路
JPH05211436A (ja) 半導体集積回路
JPH0628336B2 (ja) 論理回路