JPH03104748U - - Google Patents

Info

Publication number
JPH03104748U
JPH03104748U JP1990014163U JP1416390U JPH03104748U JP H03104748 U JPH03104748 U JP H03104748U JP 1990014163 U JP1990014163 U JP 1990014163U JP 1416390 U JP1416390 U JP 1416390U JP H03104748 U JPH03104748 U JP H03104748U
Authority
JP
Japan
Prior art keywords
chips
package
composite
secures
cladding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990014163U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990014163U priority Critical patent/JPH03104748U/ja
Publication of JPH03104748U publication Critical patent/JPH03104748U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例である複合ICパ
ツケージの断面図、第2図は従来の複合ICパツ
ケージの説明用平面図、第3図は第2図のA−A
′−線における断面図である。 図において、1……制御用ICチツプ、2……
パワー用ICチツプ、3……ボンデイングパツド
、41……ボンデイングパツド、50……金属ブ
ロツク。なお、図中、同一符号は同一、又は相当
部分を示す。
Figure 1 is a sectional view of a composite IC package that is an embodiment of this invention, Figure 2 is an explanatory plan view of a conventional composite IC package, and Figure 3 is taken from A-A in Figure 2.
FIG. In the figure, 1... control IC chip, 2...
Power IC chip, 3... bonding pad, 41... bonding pad, 50... metal block. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 複数の半導体チツプを搭載する樹脂封止形のパ
ツケージにおいて、複数チツプの内、比較的消費
電力が大きい、あるいはチツプサイズの大きい少
なくとも1つの半導体チツプを固着するボンデイ
ング部において、シリコンと熱膨張係数の近いモ
リブデンあるいはタングステンなどの金属ブロツ
クをあらかじめ、圧入あるいはクラツド法等によ
り、一体成形したフレーム材により構成されたこ
とを特徴とする複合ICパツケージ。
In a resin-sealed package that mounts multiple semiconductor chips, the bonding part that secures at least one semiconductor chip with relatively high power consumption or large chip size among the multiple chips has a thermal expansion coefficient similar to that of silicon. A composite IC package characterized in that it is constructed from a frame material in which metal blocks such as molybdenum or tungsten are integrally molded in advance by press-fitting or cladding.
JP1990014163U 1990-02-15 1990-02-15 Pending JPH03104748U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990014163U JPH03104748U (en) 1990-02-15 1990-02-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990014163U JPH03104748U (en) 1990-02-15 1990-02-15

Publications (1)

Publication Number Publication Date
JPH03104748U true JPH03104748U (en) 1991-10-30

Family

ID=31517540

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990014163U Pending JPH03104748U (en) 1990-02-15 1990-02-15

Country Status (1)

Country Link
JP (1) JPH03104748U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004273570A (en) * 2003-03-05 2004-09-30 Sanyo Electric Co Ltd Resin sealed semiconductor device and its manufacturing method
JP2018018952A (en) * 2016-07-28 2018-02-01 三菱電機株式会社 Semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004273570A (en) * 2003-03-05 2004-09-30 Sanyo Electric Co Ltd Resin sealed semiconductor device and its manufacturing method
JP2018018952A (en) * 2016-07-28 2018-02-01 三菱電機株式会社 Semiconductor device

Similar Documents

Publication Publication Date Title
WO2002049108A8 (en) Semiconductor device package and lead frame with die overhanging lead frame pad
JPH03104747U (en)
JPH03104748U (en)
KR940016723A (en) Semiconductor lead frame
JPS62213191A (en) Stem for photo-semiconductor
JPS63127129U (en)
JPH03101542U (en)
JPH0350U (en)
JPH0479427U (en)
JPH024258U (en)
JPH01146549U (en)
JPH02146450U (en)
JPS6183041U (en)
JPH0313754U (en)
JPS6278747U (en)
JPH0415247U (en)
JPH0371651U (en)
JPH033749U (en)
JPS6179540U (en)
JPS6151745U (en)
JPH01120359U (en)
JPH0176057U (en)
JPH0336139U (en)
JPS62120359U (en)
JPH02739U (en)