JPH0310199B2 - - Google Patents

Info

Publication number
JPH0310199B2
JPH0310199B2 JP58057919A JP5791983A JPH0310199B2 JP H0310199 B2 JPH0310199 B2 JP H0310199B2 JP 58057919 A JP58057919 A JP 58057919A JP 5791983 A JP5791983 A JP 5791983A JP H0310199 B2 JPH0310199 B2 JP H0310199B2
Authority
JP
Japan
Prior art keywords
circuit
quantum interference
terminal
flop
interference circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58057919A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59185093A (ja
Inventor
Yutaka Harada
Juji Hatano
Kunio Yamashita
Nobuo Kodera
Ushio Kawabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP58057919A priority Critical patent/JPS59185093A/ja
Publication of JPS59185093A publication Critical patent/JPS59185093A/ja
Publication of JPH0310199B2 publication Critical patent/JPH0310199B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/32Digital stores in which the information is moved stepwise, e.g. shift registers using super-conductive elements

Landscapes

  • Shift Register Type Memory (AREA)
JP58057919A 1983-04-04 1983-04-04 超電導シフトレジスタ回路 Granted JPS59185093A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58057919A JPS59185093A (ja) 1983-04-04 1983-04-04 超電導シフトレジスタ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58057919A JPS59185093A (ja) 1983-04-04 1983-04-04 超電導シフトレジスタ回路

Publications (2)

Publication Number Publication Date
JPS59185093A JPS59185093A (ja) 1984-10-20
JPH0310199B2 true JPH0310199B2 (de) 1991-02-13

Family

ID=13069402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58057919A Granted JPS59185093A (ja) 1983-04-04 1983-04-04 超電導シフトレジスタ回路

Country Status (1)

Country Link
JP (1) JPS59185093A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8453066B2 (en) 2006-11-06 2013-05-28 Microsoft Corporation Clipboard augmentation with references
US9543959B1 (en) 2015-10-21 2017-01-10 Microsoft Technology Licensing, Llc Phase-mode based superconducting logic

Also Published As

Publication number Publication date
JPS59185093A (ja) 1984-10-20

Similar Documents

Publication Publication Date Title
US20020169079A1 (en) Rapid single-flux-quantum logic circuit and rapid single-flux-quantum output conversion circuit
JP3568987B2 (ja) クロック制御された論理回路用のクロック発生回路
JPH0310199B2 (de)
JP3459867B2 (ja) ジョセフソンラッチ回路
JP2728430B2 (ja) 半導体集積回路
JPH04321318A (ja) 突入電流防止回路
JP2897723B2 (ja) 超電導論理回路
JPH01314011A (ja) 超電導スレーブフリップフロップ
JP3120710B2 (ja) 超電導遅延素子
JP2773371B2 (ja) 磁気ディスク装置の書き込み補償回路
O'Sullivan et al. SLIC 3: The synchronised/limit cycle conductance controller
JPH05227007A (ja) インタフェース回路
JPS59165525A (ja) ジヨセフソン素子を用いた分周器
JPH043039B2 (de)
JPS59229923A (ja) 集積回路用論理回路
JPH02252195A (ja) ジョセフソンラッチ回路
JPH0254696B2 (de)
JPS6359609B2 (de)
JPS62159512A (ja) クロツク制御回路
JPS6240794B2 (de)
JPH0612876B2 (ja) ジョセフソン否定回路
JPH043038B2 (de)
JPH043037B2 (de)
JPS6360928B2 (de)
JPH01233915A (ja) 超伝導論理回路