JPH026344U - - Google Patents
Info
- Publication number
- JPH026344U JPH026344U JP8401388U JP8401388U JPH026344U JP H026344 U JPH026344 U JP H026344U JP 8401388 U JP8401388 U JP 8401388U JP 8401388 U JP8401388 U JP 8401388U JP H026344 U JPH026344 U JP H026344U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- bus
- bus buffer
- floating state
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims 1
- 230000010365 information processing Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Description
第1図は本考案の一実施例を示すブロツク図で
ある。
1……内部CPU、2……アドレスバス信号、
3……データバス信号、4……メモリ制御信号、
5,6,7,8……バスバツフア回路、9……ア
ドレス信号、10……メモリ制御信号、11……
データバス信号、12〜15……メモリ素子、1
6……バスバツフア制御信号、17……接続機構
。
FIG. 1 is a block diagram showing one embodiment of the present invention. 1...Internal CPU, 2...Address bus signal,
3...Data bus signal, 4...Memory control signal,
5, 6, 7, 8...Bus buffer circuit, 9...Address signal, 10...Memory control signal, 11...
Data bus signal, 12-15...Memory element, 1
6...Bus buffer control signal, 17...Connection mechanism.
Claims (1)
ス信号、データバス信号およびメモリ制御信号が
供給されるとともにバスバツフア制御信号が供給
されたときにしたフローテイング状態になるバス
バツフア回路と、前記バスバツフア回路がフロー
テイング状態のときに装置外部から接続機構を介
して供給される制御信号によつて読み出し、書き
込みの機能診断ができる複数のメモリ素子を含む
ことを特徴とする情報処理装置。 An internal CPU, a bus buffer circuit that enters a floating state when an address bus signal, a data bus signal, a memory control signal, and a bus buffer control signal are supplied from the internal CPU, and the bus buffer circuit enters a floating state. 1. An information processing device comprising a plurality of memory elements whose reading and writing functions can be diagnosed by control signals supplied from outside the device via a connection mechanism.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8401388U JPH026344U (en) | 1988-06-24 | 1988-06-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8401388U JPH026344U (en) | 1988-06-24 | 1988-06-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH026344U true JPH026344U (en) | 1990-01-17 |
Family
ID=31308713
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8401388U Pending JPH026344U (en) | 1988-06-24 | 1988-06-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH026344U (en) |
-
1988
- 1988-06-24 JP JP8401388U patent/JPH026344U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH026344U (en) | ||
JPH026340U (en) | ||
JPS61180341U (en) | ||
JPS5851333U (en) | Program processing device | |
JPH0482735U (en) | ||
JPS63199348U (en) | ||
JPS60184144U (en) | microcomputer device | |
JPH0181794U (en) | ||
JPH0267414U (en) | ||
JPS60135939U (en) | Processing device runaway detection circuit | |
JPH0214143U (en) | ||
JPS6281253U (en) | ||
JPS6320253U (en) | ||
JPH01151341U (en) | ||
JPS5859386U (en) | Phase sequential switching device | |
JPH0221618B2 (en) | ||
JPH0276397U (en) | ||
JPH0184152U (en) | ||
JPH0323894U (en) | ||
JPS6052536U (en) | Microprocessor signal detection circuit | |
JPS6065843U (en) | Memory address expansion circuit | |
JPH02116346U (en) | ||
JPS6124900U (en) | selection circuit | |
JPH01112476U (en) | ||
JPH0386451U (en) |