JPH026340U - - Google Patents
Info
- Publication number
- JPH026340U JPH026340U JP8401488U JP8401488U JPH026340U JP H026340 U JPH026340 U JP H026340U JP 8401488 U JP8401488 U JP 8401488U JP 8401488 U JP8401488 U JP 8401488U JP H026340 U JPH026340 U JP H026340U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- supplied
- control signal
- buffer circuit
- floating state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010365 information processing Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Description
第１図は本考案の一実施例を示すブロツク図で
ある。
１……内部ＣＰＵ、２……アドレスバス信号、
３……データバス信号、４……メモリ制御信号、
５，６，７……バツフア回路、８，９……電気的
書換可能ＲＯＭ、１０……メモリ用アドレス信号
、１１……メモリ用データ信号、１２……メモリ
用制御信号、１３……バツフア回路制御信号、１
４……外部接続機構。
FIG. 1 is a block diagram showing one embodiment of the present invention. 1...Internal CPU, 2...Address bus signal,
3...Data bus signal, 4...Memory control signal,
5, 6, 7...Buffer circuit, 8, 9...Electrically rewritable ROM, 10...Memory address signal, 11...Memory data signal, 12...Memory control signal, 13...Buffer circuit control signal, 1
4...External connection mechanism.
Claims (1)
ス信号、データバス信号およびメモリ制御信号が
供給されバツフア回路制御信号が供給されたとき
に出力がフローテイング状態になる複数のバツフ
ア回路と、フアームウエアを格納した電気的書換
可能ＲＯＭと、前記バツフア回路がフローテイン
グ状態になつているときに外部に接続されたＲＯ
Ｍ書込装置からの信号を前記電気的書込可能ＲＯ
Ｍへ供給するための外部接続機構とを含むことを
特徴とする情報処理装置。 An internal CPU, a plurality of buffer circuits whose outputs are in a floating state when an address bus signal, a data bus signal, and a memory control signal are supplied from the internal CPU and a buffer circuit control signal is supplied, and firmware are stored therein. an electrically rewritable ROM and an RO connected to the outside when the buffer circuit is in a floating state;
The signal from the M writing device is transferred to the electrically writable RO.
An information processing device comprising: an external connection mechanism for supplying data to M.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8401488U JPH026340U (en) | 1988-06-24 | 1988-06-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8401488U JPH026340U (en) | 1988-06-24 | 1988-06-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH026340U true JPH026340U (en) | 1990-01-17 |
Family
ID=31308714
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8401488U Pending JPH026340U (en) | 1988-06-24 | 1988-06-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH026340U (en) |
-
1988
- 1988-06-24 JP JP8401488U patent/JPH026340U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH026340U (en) | ||
| JPH026344U (en) | ||
| JPH0455650U (en) | ||
| JPS6296744U (en) | ||
| JPH02116346U (en) | ||
| JPS59134842U (en) | One-chip microcontroller memory expansion device for in-vehicle electronic equipment | |
| JPS6160352U (en) | ||
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS6438000U (en) | ||
| JPS61180341U (en) | ||
| JPS6320253U (en) | ||
| JPS6020099U (en) | P-ROM writer | |
| JPS63168549U (en) | ||
| JPH022751U (en) | ||
| JPS6427720U (en) | ||
| JPS63183639U (en) | ||
| JPH0214143U (en) | ||
| JPH01151341U (en) | ||
| JPS6173192U (en) | ||
| JPS6248097U (en) | ||
| JPH0276397U (en) | ||
| JPS6087050U (en) | data transfer control device | |
| JPS6076446U (en) | Storage device | |
| JPS6214536U (en) | ||
| JPH0298098U (en) |