JPS6438000U - - Google Patents
Info
- Publication number
- JPS6438000U JPS6438000U JP13206887U JP13206887U JPS6438000U JP S6438000 U JPS6438000 U JP S6438000U JP 13206887 U JP13206887 U JP 13206887U JP 13206887 U JP13206887 U JP 13206887U JP S6438000 U JPS6438000 U JP S6438000U
- Authority
- JP
- Japan
- Prior art keywords
- data
- written
- volatile memory
- memory
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Description
第１図はこの考案の一実施例を示す構成図、第
２図は従来の装置を示す構成図である。
１はＣＰｕ、２はＥＥＰＲＯＭ、３はデータ線
、４はコントロール信号線、５はデータバツフア
、６はデータ制御回路、７はコントロール信号制
御回路、８はカウンタ、９はＥＥＰＲＯＭ 信号
線。
FIG. 1 is a block diagram showing an embodiment of this invention, and FIG. 2 is a block diagram showing a conventional device. 1 is a CPU, 2 is an EEPROM, 3 is a data line, 4 is a control signal line, 5 is a data buffer, 6 is a data control circuit, 7 is a control signal control circuit, 8 is a counter, and 9 is an EEPROM signal line.
Claims (1)
て書き込まれるデータを、一度データバツフアの
メモリへストアして不揮発性メモリが書き込み可
能な状態の時データを書き込みを行なうと同時に
データの書き込みの回数をカウントするカウンタ
を設けたことを特徴とするデータ伝送装置。 The data written in the electrically rewritable non-volatile memory is stored once in the memory of the data buffer, and when the non-volatile memory is in a writable state, the data is written and at the same time a counter is used to count the number of data writes. A data transmission device characterized in that:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13206887U JPS6438000U (en) | 1987-08-28 | 1987-08-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13206887U JPS6438000U (en) | 1987-08-28 | 1987-08-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6438000U true JPS6438000U (en) | 1989-03-07 |
Family
ID=31388697
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13206887U Pending JPS6438000U (en) | 1987-08-28 | 1987-08-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6438000U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003157687A (en) * | 1991-12-19 | 2003-05-30 | Toshiba Corp | Nonvolatile memory and storage system |
-
1987
- 1987-08-28 JP JP13206887U patent/JPS6438000U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003157687A (en) * | 1991-12-19 | 2003-05-30 | Toshiba Corp | Nonvolatile memory and storage system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6438000U (en) | ||
| JPS59100306U (en) | Sequence control calculation device | |
| JPS58140600U (en) | Non-volatile RAM control circuit | |
| JPS5894197U (en) | Information writing device | |
| JPS5894039U (en) | Memory usage status display device for small electronic calculators | |
| JPS59134842U (en) | One-chip microcontroller memory expansion device for in-vehicle electronic equipment | |
| JPH0181794U (en) | ||
| JPH0184152U (en) | ||
| JPS5984589U (en) | data display device | |
| JPS5837267U (en) | Video synthesis device | |
| JPS59130146U (en) | memory device | |
| JPS61647U (en) | data tracing device | |
| JPS5840962U (en) | line monitor device | |
| JPH0191959U (en) | ||
| JPS5839795U (en) | Replace control device | |
| JPS6214536U (en) | ||
| JPS5921769U (en) | signal selection circuit | |
| JPH026340U (en) | ||
| JPH02132400U (en) | ||
| JPH0436649U (en) | ||
| JPH01102906U (en) | ||
| JPS5856399U (en) | backup storage device | |
| JPS617000U (en) | Built-in memory LSI | |
| JPS62110799U (en) | ||
| JPH0210633U (en) |