JPH0252291B2 - - Google Patents

Info

Publication number
JPH0252291B2
JPH0252291B2 JP56207872A JP20787281A JPH0252291B2 JP H0252291 B2 JPH0252291 B2 JP H0252291B2 JP 56207872 A JP56207872 A JP 56207872A JP 20787281 A JP20787281 A JP 20787281A JP H0252291 B2 JPH0252291 B2 JP H0252291B2
Authority
JP
Japan
Prior art keywords
register
multiplication
processing
shift
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56207872A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58107956A (ja
Inventor
Katsumi Hosoya
Kenji Sakagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56207872A priority Critical patent/JPS58107956A/ja
Publication of JPS58107956A publication Critical patent/JPS58107956A/ja
Publication of JPH0252291B2 publication Critical patent/JPH0252291B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/527—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel
    • G06F7/5272—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel with row wise addition of partial products

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP56207872A 1981-12-22 1981-12-22 乗算処理方式 Granted JPS58107956A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56207872A JPS58107956A (ja) 1981-12-22 1981-12-22 乗算処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56207872A JPS58107956A (ja) 1981-12-22 1981-12-22 乗算処理方式

Publications (2)

Publication Number Publication Date
JPS58107956A JPS58107956A (ja) 1983-06-27
JPH0252291B2 true JPH0252291B2 (enExample) 1990-11-13

Family

ID=16546939

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56207872A Granted JPS58107956A (ja) 1981-12-22 1981-12-22 乗算処理方式

Country Status (1)

Country Link
JP (1) JPS58107956A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04123774A (ja) * 1990-09-13 1992-04-23 Nec Corp 半導体装置用ソケット

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04123774A (ja) * 1990-09-13 1992-04-23 Nec Corp 半導体装置用ソケット

Also Published As

Publication number Publication date
JPS58107956A (ja) 1983-06-27

Similar Documents

Publication Publication Date Title
US8938607B2 (en) Data packet arithmetic logic devices and methods
JP2006107463A (ja) パック・データの乗加算演算を実行する装置
JPS60140429A (ja) １０進乗算装置
JPH0252291B2 (enExample)
JPH07107664B2 (ja) 乗算回路
JPH0540605A (ja) 浮動小数点乗算装置
JP2753922B2 (ja) 固定小数点除算方法
JPS6259828B2 (enExample)
JP2705162B2 (ja) 演算処理装置
JPH07191830A (ja) 演算装置
JPH04190453A (ja) 複素数の演算処理方式
JPS63310023A (ja) 符号付固定小数点乗算装置
JPS62239271A (ja) 数値信号の一次変換用回路
JP3539077B2 (ja) 並列演算方式による除算方法
JPH04348424A (ja) 整数除算方式
JPH10312269A (ja) 積和演算器
TW200411408A (en) Data processing structure and method for Fast Fourier transformation/Inverse Fast Fourier Transformation
JPH01266668A (ja) 情報処理装置
JPS59116852A (ja) 高速除算装置
JPH0335691B2 (enExample)
JPH0449138B2 (enExample)
JPS5827418A (ja) デジタルフイルタ
JPH0580978A (ja) 演算処理回路
JPS62274426A (ja) 座標変換装置
JPH086762A (ja) 乗算回路