JPH024934B2 - - Google Patents

Info

Publication number
JPH024934B2
JPH024934B2 JP59025160A JP2516084A JPH024934B2 JP H024934 B2 JPH024934 B2 JP H024934B2 JP 59025160 A JP59025160 A JP 59025160A JP 2516084 A JP2516084 A JP 2516084A JP H024934 B2 JPH024934 B2 JP H024934B2
Authority
JP
Japan
Prior art keywords
processor
signal
common memory
processors
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59025160A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60169971A (ja
Inventor
Keiichi Ishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP59025160A priority Critical patent/JPS60169971A/ja
Publication of JPS60169971A publication Critical patent/JPS60169971A/ja
Publication of JPH024934B2 publication Critical patent/JPH024934B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
JP59025160A 1984-02-15 1984-02-15 マルチプロセツサシステム Granted JPS60169971A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59025160A JPS60169971A (ja) 1984-02-15 1984-02-15 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59025160A JPS60169971A (ja) 1984-02-15 1984-02-15 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS60169971A JPS60169971A (ja) 1985-09-03
JPH024934B2 true JPH024934B2 (mo) 1990-01-31

Family

ID=12158265

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59025160A Granted JPS60169971A (ja) 1984-02-15 1984-02-15 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS60169971A (mo)

Also Published As

Publication number Publication date
JPS60169971A (ja) 1985-09-03

Similar Documents

Publication Publication Date Title
US5125081A (en) Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage
US4819232A (en) Fault-tolerant multiprocessor arrangement
US4716526A (en) Multiprocessor system
JPH0786870B2 (ja) コプロセツサのデータ転送制御方法およびその回路
US3924241A (en) Memory cycle initiation in response to the presence of the memory address
JP2548428B2 (ja) タイミング発生装置
US3673575A (en) Microprogrammed common control unit with double format control words
JPH024934B2 (mo)
JPS6226493B2 (mo)
JP3266610B2 (ja) Ｄｍａ転送方式
JP2636253B2 (ja) 拡張バス方式
KR890000973B1 (ko) 분산제어 구조에서의 프로세서간 통신회로
JPH0773140A (ja) 共用レジスタの回路構造およびそのデータ伝送方法
JPH04263333A (ja) メモリ二重化方式
JPH0673099B2 (ja) ファイル装置の占有制御方式
JPS6336428Y2 (mo)
JPH09325935A (ja) バス切り換え回路
SU1124275A1 (ru) Устройство микропроцессорной св зи
JP2697420B2 (ja) データ書込み装置
JP2680013B2 (ja) プログラマブルコントローラの外部入出力制御回路
SU1587520A1 (ru) Устройство дл ввода-вывода информации
JPS61121152A (ja) プロセツサ間通信制御方式
JPH0690657B2 (ja) クロツク切替回路
JPH0391191A (ja) マルチポートメモリ
JPS63261451A (ja) マルチポ−トメモリコントロ−ラ