JPH0236280Y2 - - Google Patents

Info

Publication number
JPH0236280Y2
JPH0236280Y2 JP1983033581U JP3358183U JPH0236280Y2 JP H0236280 Y2 JPH0236280 Y2 JP H0236280Y2 JP 1983033581 U JP1983033581 U JP 1983033581U JP 3358183 U JP3358183 U JP 3358183U JP H0236280 Y2 JPH0236280 Y2 JP H0236280Y2
Authority
JP
Japan
Prior art keywords
semiconductor element
circuit board
hybrid integrated
integrated circuit
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1983033581U
Other languages
English (en)
Japanese (ja)
Other versions
JPS59138236U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1983033581U priority Critical patent/JPS59138236U/ja
Publication of JPS59138236U publication Critical patent/JPS59138236U/ja
Application granted granted Critical
Publication of JPH0236280Y2 publication Critical patent/JPH0236280Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
JP1983033581U 1983-03-07 1983-03-07 混成集積回路装置 Granted JPS59138236U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983033581U JPS59138236U (ja) 1983-03-07 1983-03-07 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983033581U JPS59138236U (ja) 1983-03-07 1983-03-07 混成集積回路装置

Publications (2)

Publication Number Publication Date
JPS59138236U JPS59138236U (ja) 1984-09-14
JPH0236280Y2 true JPH0236280Y2 (ko) 1990-10-03

Family

ID=30164364

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983033581U Granted JPS59138236U (ja) 1983-03-07 1983-03-07 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS59138236U (ko)

Also Published As

Publication number Publication date
JPS59138236U (ja) 1984-09-14

Similar Documents

Publication Publication Date Title
US5677575A (en) Semiconductor package having semiconductor chip mounted on board in face-down relation
US5773884A (en) Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5519936A (en) Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5633533A (en) Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
KR950004467A (ko) 반도체장치 및 그 제조방법
US4864470A (en) Mounting device for an electronic component
JPH0236280Y2 (ko)
JP2001168493A5 (ko)
JP2553665B2 (ja) 半導体装置
JPH06334070A (ja) 混成集積回路装置
JP2904154B2 (ja) 半導体素子を含む電子回路装置
JP2975782B2 (ja) 混成集積回路装置およびこれに用いるケース材
KR19980025890A (ko) 리드 프레임을 이용한 멀티 칩 패키지
JPH08115993A (ja) 半導体装置
KR102068162B1 (ko) 칩 패키지 단자 구조물
JPH0458189B2 (ko)
JP3413135B2 (ja) 半導体モジュールの製造方法
JPH0739244Y2 (ja) 混成集積回路装置
JP2539144Y2 (ja) 半導体モジュール
JPS61177763A (ja) 半導体装置
JPS6164192A (ja) 半導体装置の実装方法
JPH02106062A (ja) 半導体装置
JP2544273Y2 (ja) 混成集積回路
TWI243463B (en) Chip on board package and method for manufacturing the same
JP2552514Y2 (ja) 混成集積回路